{"id":"https://openalex.org/W2149531582","doi":"https://doi.org/10.1109/reconfig.2005.32","title":"Quartz: A Framework for Correct and Efficient Reconfigurable Design","display_name":"Quartz: A Framework for Correct and Efficient Reconfigurable Design","publication_year":2006,"publication_date":"2006-02-15","ids":{"openalex":"https://openalex.org/W2149531582","doi":"https://doi.org/10.1109/reconfig.2005.32","mag":"2149531582"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2005.32","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2005.32","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047866659","display_name":"Oliver Pell","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"O. Pell","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":null,"first_page":"14","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8027247190475464},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6181904077529907},{"id":"https://openalex.org/keywords/combinatory-logic","display_name":"Combinatory logic","score":0.5964416265487671},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5475890636444092},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5345714688301086},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.4835645854473114},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.47466471791267395},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.45350080728530884},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4380044937133789},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.42161670327186584},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40244027972221375},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3229914903640747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32160189747810364},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23919382691383362},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.22797852754592896}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8027247190475464},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6181904077529907},{"id":"https://openalex.org/C79678938","wikidata":"https://www.wikidata.org/wiki/Q1481571","display_name":"Combinatory logic","level":2,"score":0.5964416265487671},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5475890636444092},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5345714688301086},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4835645854473114},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.47466471791267395},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.45350080728530884},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4380044937133789},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.42161670327186584},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40244027972221375},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3229914903640747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32160189747810364},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23919382691383362},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.22797852754592896},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2005.32","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2005.32","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1499114716","https://openalex.org/W1586167239","https://openalex.org/W1588453525","https://openalex.org/W1963600151","https://openalex.org/W2006391608","https://openalex.org/W2049600101","https://openalex.org/W2081391858","https://openalex.org/W2089241138","https://openalex.org/W2099633337","https://openalex.org/W2146589686","https://openalex.org/W2158583421","https://openalex.org/W2160962052","https://openalex.org/W2163976959","https://openalex.org/W2168972454","https://openalex.org/W4234528212","https://openalex.org/W6681891284"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2148697719","https://openalex.org/W2070083638"],"abstract_inverted_index":{"We":[0,97],"present":[1],"Quartz,":[2],"the":[3,46,55,67,81,91,112,131],"first":[4],"language":[5,86],"supporting":[6],"advanced":[7],"features":[8],"such":[9,49],"as":[10,43,140,142],"polymorphism,":[11],"overloading,":[12],"formal":[13,31],"reasoning":[14,32],"and":[15,22,36,110,118],"generic":[16,37],"VHDL":[17],"library":[18],"compilation,":[19],"for":[20,33],"correct":[21],"efficient":[23],"reconfigurable":[24],"design.":[25],"Quartz":[26,63,100],"is":[27],"designed":[28],"to":[29,101],"support":[30],"design":[34],"verification":[35],"optimisation":[38],"strategies":[39],"can":[40,126,135],"be":[41],"captured":[42],"algebraic":[44],"transformations;":[45],"correctness":[47],"of":[48,69,76,93,105,133],"transformations":[50],"has":[51],"been":[52],"established":[53],"using":[54],"Isabelle":[56],"theorem":[57],"prover.":[58],"The":[59,85],"parameterisation":[60],"supported":[61],"by":[62,139],"higher-order":[64],"combinators":[65],"makes":[66],"expression":[68],"regular":[70],"designs":[71,106,122],"with":[72,107],"a":[73,103],"parameterised":[74,108],"level":[75,132],"pipelining":[77,134],"much":[78,141],"easier":[79],"than":[80],"equivalent":[82],"in":[83,115],"VHDL.":[84],"also":[87],"supports":[88],"reconfiguration":[89],"through":[90],"use":[92],"virtual":[94],"multiplexer":[95],"blocks.":[96],"have":[98],"used":[99],"describe":[102],"range":[104],"pipelining,":[109],"investigated":[111],"different":[113],"tradeoffs":[114],"speed,":[116],"size":[117],"power":[119,137],"consumption.":[120],"For":[121],"where":[123],"pipeline":[124],"registers":[125],"reduce":[127,136],"glitch":[128],"propagation,":[129],"increasing":[130],"consumption":[138],"90%":[143]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}