{"id":"https://openalex.org/W2980228353","doi":"https://doi.org/10.1109/patmos.2019.8862128","title":"Impact of Coarse-Grained Power Gate Placement on a Fine-Grained System Design","display_name":"Impact of Coarse-Grained Power Gate Placement on a Fine-Grained System Design","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2980228353","doi":"https://doi.org/10.1109/patmos.2019.8862128","mag":"2980228353"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2019.8862128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2019.8862128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015868136","display_name":"Shylesh Umapathy","orcid":null},"institutions":[{"id":"https://openalex.org/I67328108","display_name":"California State University, Fresno","ror":"https://ror.org/03enmdz06","country_code":"US","type":"education","lineage":["https://openalex.org/I67328108"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shylesh Umapathy","raw_affiliation_strings":["Electrical and Computer Engineering Department, California State University, Fresno, Fresno, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, California State University, Fresno, Fresno, CA, USA","institution_ids":["https://openalex.org/I67328108"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046279911","display_name":"Aaron Stillmaker","orcid":"https://orcid.org/0000-0002-7925-6177"},"institutions":[{"id":"https://openalex.org/I67328108","display_name":"California State University, Fresno","ror":"https://ror.org/03enmdz06","country_code":"US","type":"education","lineage":["https://openalex.org/I67328108"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aaron Stillmaker","raw_affiliation_strings":["Electrical and Computer Engineering Department, California State University, Fresno, Fresno, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, California State University, Fresno, Fresno, CA, USA","institution_ids":["https://openalex.org/I67328108"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10245652,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"158","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6835631132125854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6219515800476074},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5415776371955872},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5098337531089783},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46976515650749207},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.45690977573394775},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3508215546607971},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32161957025527954},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2988777160644531},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2857258915901184},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16271468997001648},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14584985375404358},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10344615578651428}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6835631132125854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6219515800476074},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5415776371955872},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5098337531089783},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46976515650749207},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.45690977573394775},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3508215546607971},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32161957025527954},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2988777160644531},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2857258915901184},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16271468997001648},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14584985375404358},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10344615578651428},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2019.8862128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2019.8862128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W566978853","https://openalex.org/W1518236483","https://openalex.org/W1970634847","https://openalex.org/W2014132352","https://openalex.org/W2101701496","https://openalex.org/W2123783696","https://openalex.org/W2133584003","https://openalex.org/W2160457997","https://openalex.org/W2160715044","https://openalex.org/W2284577014","https://openalex.org/W2533044051","https://openalex.org/W2588191434","https://openalex.org/W2613863342","https://openalex.org/W2736578080","https://openalex.org/W2742220040","https://openalex.org/W2765921558","https://openalex.org/W2911898108","https://openalex.org/W4214894150","https://openalex.org/W6683384013","https://openalex.org/W6695837459"],"related_works":["https://openalex.org/W2972036948","https://openalex.org/W2098218272","https://openalex.org/W3009963418","https://openalex.org/W2570585251","https://openalex.org/W2530008369","https://openalex.org/W2152979262","https://openalex.org/W4390197045","https://openalex.org/W2339082925","https://openalex.org/W1949070338","https://openalex.org/W2053857784"],"abstract_inverted_index":{"With":[0],"the":[1,8,72,76],"54th":[2],"commemoration":[3],"of":[4,11,81,96,120,129,136,153,160],"Moores":[5],"law":[6],"and":[7,17,51,56,70,78,108],"intense":[9],"development":[10],"VLSI":[12],"technology":[13],"has":[14,34],"permitted":[15],"more":[16,18,58],"IP":[19],"components":[20],"to":[21,105,133,140,157,164],"be":[22],"integrated":[23],"on":[24],"a":[25,86,117],"single":[26],"chip.":[27],"However,":[28],"factors":[29],"such":[30,43],"as":[31,44,61],"power":[32,41,47,67,82],"consumption":[33],"been":[35],"limiting":[36],"this":[37],"growth":[38],"rate.":[39],"Low":[40],"techniques":[42],"clock":[45],"gating,":[46,48],"dynamic":[49],"voltage":[50],"frequency":[52],"scaling,":[53],"body":[54],"biasing,":[55],"many":[57],"have":[59],"emerged":[60],"potential":[62],"solutions.":[63],"This":[64],"paper":[65],"explores":[66],"gating":[68],"technique":[69],"presents":[71],"design":[73],"trade-offs":[74],"between":[75],"ring":[77,118,158],"grid":[79,134,146],"style":[80,119,135,147,159],"gate":[83],"placement":[84,121,137,161],"in":[85,126],"fine-grained":[87],"system":[88],"design.":[89],"The":[90,112,145],"study":[91],"used":[92],"24":[93],"physical":[94],"designs":[95],"12":[97],"different":[98],"sized":[99],"MAC":[100,143,167],"units":[101],"ranging":[102],"from":[103],"44":[104],"320-bit":[106],"inputs,":[107],"extracted":[109],"various":[110],"parameters.":[111],"results":[113],"depict":[114],"that,":[115],"using":[116],"gives":[122],"an":[123,149],"average":[124,151],"increase":[125],"IR":[127],"drop":[128],"9.59%":[130],"when":[131,155],"compared":[132,156],"for":[138,162],"128":[139],"320-bits":[141,165],"input":[142,166],"unit.":[144,168],"possesses":[148],"additional":[150],"congestion":[152],"1.66%":[154],"192":[163]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}