{"id":"https://openalex.org/W2581630055","doi":"https://doi.org/10.1109/patmos.2016.7833673","title":"Leakage current analysis in static CMOS logic gates for a transistor network design approach","display_name":"Leakage current analysis in static CMOS logic gates for a transistor network design approach","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2581630055","doi":"https://doi.org/10.1109/patmos.2016.7833673","mag":"2581630055"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2016.7833673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011126986","display_name":"Jorge Tonfat","orcid":"https://orcid.org/0000-0001-9346-3079"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Jorge Tonfat","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Inform\u00e1tica - PGMICRO, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Inform\u00e1tica - PGMICRO, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009589391","display_name":"Guilherme Flach","orcid":"https://orcid.org/0000-0002-8192-2984"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Guilherme Flach","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Inform\u00e1tica - PGMICRO, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Inform\u00e1tica - PGMICRO, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Inform\u00e1tica - PGMICRO, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Inform\u00e1tica - PGMICRO, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5011126986"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.7351,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76258785,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9041444063186646},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8156707286834717},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7052700519561768},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6654245257377625},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6621242761611938},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6405998468399048},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.5545727014541626},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5311675667762756},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5037667155265808},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4890905022621155},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4873688817024231},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.48736339807510376},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41205066442489624},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3514993190765381},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.344174325466156},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.31273600459098816},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2834380567073822},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13444215059280396},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1123606264591217}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9041444063186646},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8156707286834717},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7052700519561768},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6654245257377625},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6621242761611938},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6405998468399048},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.5545727014541626},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5311675667762756},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5037667155265808},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4890905022621155},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4873688817024231},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.48736339807510376},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41205066442489624},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3514993190765381},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.344174325466156},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.31273600459098816},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2834380567073822},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13444215059280396},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1123606264591217},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2016.7833673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W64180633","https://openalex.org/W566978853","https://openalex.org/W1500418473","https://openalex.org/W1984867218","https://openalex.org/W2113996606","https://openalex.org/W2116118782","https://openalex.org/W2131862714","https://openalex.org/W2166639234","https://openalex.org/W2175227516","https://openalex.org/W2183797205","https://openalex.org/W2341748024","https://openalex.org/W2343902794"],"related_works":["https://openalex.org/W2487441486","https://openalex.org/W1017999001","https://openalex.org/W4295177619","https://openalex.org/W2186697267","https://openalex.org/W2109857948","https://openalex.org/W2478796561","https://openalex.org/W4200480997","https://openalex.org/W4361799621","https://openalex.org/W91469557","https://openalex.org/W4245780952"],"abstract_inverted_index":{"This":[0],"work":[1],"evaluates":[2],"the":[3,14,22,83,86,96,103,107,117,124,130,136,142,153,158,165,173,181,189,192,210],"static":[4,8],"power":[5],"component":[6],"of":[7,33,63,82,106,123,138,152,157,191],"CMOS":[9],"logic":[10,34,108,193],"gates.":[11,35],"Simulations":[12],"at":[13],"electrical":[15],"level":[16],"(SPICE)":[17],"were":[18,71],"performed":[19],"to":[20,77,102,113],"evaluate":[21],"transistors":[23,37,132,201,216],"stacking":[24,38,87,97,125,182],"effect":[25,39,88,98,122,137],"on":[26,141],"different":[27],"manufacturing":[28],"processes":[29],"using":[30],"a":[31,49],"group":[32],"The":[36,80,92,121,169,195],"was":[40,89,146],"selected":[41],"because":[42,149],"it":[43,185],"can":[44],"be":[45],"easily":[46],"incorporated":[47],"into":[48],"transistor":[50],"network":[51],"design":[52],"or":[53],"library-free":[54],"approach":[55],"that":[56,95,172],"has":[57],"also":[58,90,147],"shown":[59],"improvements":[60],"in":[61,116,164,202,217],"terms":[62],"leakage":[64,119,144,159,175,207],"current":[65,145,160,176,208],"reduction.":[66],"Predictive":[67],"technology":[68],"models":[69],"(PTM)":[70],"used":[72],"ranging":[73],"from":[74],"130":[75],"nm":[76],"32":[78],"nm.":[79],"influence":[81],"temperature":[84],"over":[85],"evaluated.":[91],"results":[93,170],"show":[94,171],"is":[99,127,150,162,177,186],"highly":[100],"sensitive":[101],"input":[104],"vector":[105],"gate,":[109],"obtaining":[110],"variations":[111],"up":[112],"232":[114],"times":[115],"total":[118],"current.":[120],"technique":[126,140],"reduced":[128,179],"when":[129],"stacked":[131],"are":[133],"activated.":[134],"Additionally,":[135],"this":[139],"gate":[143,174,206],"evaluated,":[148],"one":[151],"three":[154],"principal":[155],"components":[156],"and":[161],"increasing":[163],"last":[166],"fabrication":[167],"technologies.":[168],"not":[178],"by":[180,188],"effect,":[183],"but":[184],"influenced":[187],"topology":[190,199,214],"function.":[194],"gates":[196,211],"with":[197,212],"NAND":[198],"(NMOS":[200],"series)":[203],"have":[204],"less":[205],"than":[209],"NOR":[213],"(PMOS":[215],"series).":[218]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}