{"id":"https://openalex.org/W4417403306","doi":"https://doi.org/10.1109/pact65351.2025.00042","title":"TPE: XPU-Point: Simulator-Agnostic Sample Selection Methodology for Heterogeneous CPU-GPU Applications","display_name":"TPE: XPU-Point: Simulator-Agnostic Sample Selection Methodology for Heterogeneous CPU-GPU Applications","publication_year":2025,"publication_date":"2025-11-03","ids":{"openalex":"https://openalex.org/W4417403306","doi":"https://doi.org/10.1109/pact65351.2025.00042"},"language":null,"primary_location":{"id":"doi:10.1109/pact65351.2025.00042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact65351.2025.00042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 34th International Conference on Parallel Architectures and Compilation Techniques (PACT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030626314","display_name":"Alen Sabu","orcid":"https://orcid.org/0000-0002-9736-3822"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Alen Sabu","raw_affiliation_strings":["Arm Ltd"],"affiliations":[{"raw_affiliation_string":"Arm Ltd","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112618401","display_name":"Harish Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Harish Patil","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006011049","display_name":"Wim Heirman","orcid":"https://orcid.org/0000-0003-2286-1525"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wim Heirman","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101869479","display_name":"Changxi Liu","orcid":"https://orcid.org/0000-0001-9240-5926"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Changxi Liu","raw_affiliation_strings":["National University of Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069683581","display_name":"Trevor E. Carlson","orcid":"https://orcid.org/0000-0001-8742-134X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Trevor E. Carlson","raw_affiliation_strings":["National University of Singapore"],"affiliations":[{"raw_affiliation_string":"National University of Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030626314"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.46765112,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"385","last_page":"400"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9520000219345093,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9520000219345093,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14347","display_name":"Big Data and Digital Economy","score":0.005499999970197678,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.004900000058114529,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instrumentation","display_name":"Instrumentation (computer programming)","score":0.815500020980835},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.5985999703407288},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5067999958992004},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.41769999265670776},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.3961000144481659},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.39489999413490295},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.36500000953674316}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.830299973487854},{"id":"https://openalex.org/C118530786","wikidata":"https://www.wikidata.org/wiki/Q1134732","display_name":"Instrumentation (computer programming)","level":2,"score":0.815500020980835},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.5985999703407288},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5067999958992004},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.41769999265670776},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4065000116825104},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.3961000144481659},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.39489999413490295},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.36500000953674316},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.35899999737739563},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32919999957084656},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.32499998807907104},{"id":"https://openalex.org/C47822265","wikidata":"https://www.wikidata.org/wiki/Q854457","display_name":"Complex system","level":2,"score":0.2922999858856201},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.28450000286102295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28439998626708984},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2773999869823456},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.27390000224113464},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.26600000262260437},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.2590999901294708},{"id":"https://openalex.org/C198531522","wikidata":"https://www.wikidata.org/wiki/Q485146","display_name":"Sample (material)","level":2,"score":0.2533999979496002}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact65351.2025.00042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact65351.2025.00042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 34th International Conference on Parallel Architectures and Compilation Techniques (PACT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":91,"referenced_works":["https://openalex.org/W1031578623","https://openalex.org/W1567366217","https://openalex.org/W1898555330","https://openalex.org/W1902930330","https://openalex.org/W1941428696","https://openalex.org/W1968411163","https://openalex.org/W1969241238","https://openalex.org/W1970319631","https://openalex.org/W1979527452","https://openalex.org/W1981021420","https://openalex.org/W1991056822","https://openalex.org/W2011784341","https://openalex.org/W2012343857","https://openalex.org/W2027984714","https://openalex.org/W2032309817","https://openalex.org/W2033797066","https://openalex.org/W2034062945","https://openalex.org/W2038509324","https://openalex.org/W2045275492","https://openalex.org/W2055979713","https://openalex.org/W2065012482","https://openalex.org/W2079248286","https://openalex.org/W2086010014","https://openalex.org/W2086739451","https://openalex.org/W2096864363","https://openalex.org/W2105853930","https://openalex.org/W2106562406","https://openalex.org/W2107911628","https://openalex.org/W2113235308","https://openalex.org/W2115711516","https://openalex.org/W2122078011","https://openalex.org/W2122774514","https://openalex.org/W2132620176","https://openalex.org/W2142677441","https://openalex.org/W2147657366","https://openalex.org/W2150053780","https://openalex.org/W2150871235","https://openalex.org/W2153456949","https://openalex.org/W2155503253","https://openalex.org/W2159159598","https://openalex.org/W2159481344","https://openalex.org/W2161172096","https://openalex.org/W2194775991","https://openalex.org/W2211541975","https://openalex.org/W2234148183","https://openalex.org/W2321164527","https://openalex.org/W2399715892","https://openalex.org/W2411892235","https://openalex.org/W2529221982","https://openalex.org/W2574836134","https://openalex.org/W2606722458","https://openalex.org/W2608190038","https://openalex.org/W2612094043","https://openalex.org/W2612387305","https://openalex.org/W2626920052","https://openalex.org/W2787181861","https://openalex.org/W2794670651","https://openalex.org/W2805203449","https://openalex.org/W2912281309","https://openalex.org/W2979340153","https://openalex.org/W3093626305","https://openalex.org/W3094070534","https://openalex.org/W3102510044","https://openalex.org/W3120361527","https://openalex.org/W3130554079","https://openalex.org/W3136554645","https://openalex.org/W3138798301","https://openalex.org/W3157055696","https://openalex.org/W3187688612","https://openalex.org/W3207572920","https://openalex.org/W3213648074","https://openalex.org/W4220980777","https://openalex.org/W4225270023","https://openalex.org/W4226212055","https://openalex.org/W4231002400","https://openalex.org/W4237047828","https://openalex.org/W4239813889","https://openalex.org/W4253029824","https://openalex.org/W4280557502","https://openalex.org/W4283645641","https://openalex.org/W4285804585","https://openalex.org/W4297097347","https://openalex.org/W4312968147","https://openalex.org/W4318540562","https://openalex.org/W4324292875","https://openalex.org/W4362675180","https://openalex.org/W4380881128","https://openalex.org/W4381894551","https://openalex.org/W4390872029","https://openalex.org/W4401917291","https://openalex.org/W7092192867"],"related_works":[],"abstract_inverted_index":{"Heterogeneous":[0],"computing":[1,14],"has":[2],"become":[3],"increasingly":[4],"prevalent,":[5],"driven":[6],"by":[7],"the":[8,34,50,80,104,112,117,145,151,160],"huge":[9],"computational":[10],"demands":[11],"of":[12,38,107,111,120,134,154,162],"highperformance":[13],"(HPC)":[15],"and":[16,36,40,48,70,95,157,194],"artificial":[17],"intelligence":[18],"(AI)":[19],"workloads.":[20,137],"Yet,":[21],"evaluating":[22],"these":[23],"workloads":[24,109,185],"on":[25,165,175,214],"modern":[26],"systems":[27],"poses":[28],"significant":[29],"challenges.":[30],"Existing":[31],"tools":[32,142],"for":[33,103],"instrumentation":[35,73,82,87],"analysis":[37,106],"CPU":[39,69,81,180],"GPU":[41,71,86],"applications":[42],"run":[43],"separately,":[44],"introducing":[45],"timing":[46],"differences":[47],"limiting":[49],"ability":[51],"to":[52,129],"capture":[53,150],"their":[54],"runtime":[55],"interactions.":[56],"To":[57],"address":[58],"this":[59],"problem,":[60],"we":[61,122],"introduce":[62],"XPU-Pin,":[63,121],"a":[64,75,124],"framework":[65,83,147],"that":[66,198],"enables":[67],"simultaneous":[68],"binary":[72],"in":[74],"single":[76],"execution.":[77],"XPU-Pin":[78,146],"integrates":[79],"Pin":[84],"with":[85,144,181,204],"frameworks":[88],"such":[89,186],"as":[90,187,212],"NVBit":[91],"(for":[92,97],"NVIDIA":[93],"GPUs)":[94,183],"GTPin":[96],"Intel":[98],"GPUs).":[99],"This":[100],"approach":[101],"allows":[102],"holistic":[105],"heterogeneous":[108,135,155],"irrespective":[110],"platform":[113],"it":[114],"executes.":[115],"Leveraging":[116],"co-analysis":[118],"capabilities":[119],"present":[123],"novel":[125],"methodology":[126,140],"called":[127],"XPU-Point":[128,139,174,199],"select":[130],"simulatoragnostic":[131],"representative":[132],"samples":[133,164],"CPU-GPU":[136],"The":[138],"employs":[141],"developed":[143],"to:":[148],"(a)":[149],"execution":[152],"signature":[153],"programs":[156],"(b)":[158],"evaluate":[159,173],"accuracy":[161],"selected":[163],"silicon,":[166],"which":[167],"were":[168],"not":[169],"possible":[170],"before.":[171],"We":[172,196],"diverse":[176],"hardware":[177],"platforms":[178],"(x86":[179],"Intel/NVIDIA":[182],"using":[184],"SPECaccel":[188],"2023,":[189],"SPEChpc":[190],"2021,":[191],"GROMACS,":[192],"AutoDock,":[193],"PyTorch.":[195],"demonstrate":[197],"predicts":[200],"overall":[201],"application":[202],"performance":[203],"sampling":[205],"errors":[206],"typically":[207],"less":[208],"than":[209],"$\\mathbf{5}":[210],"\\boldsymbol{\\%}$":[211],"measured":[213],"native":[215],"hardware.":[216]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-16T00:00:00"}