{"id":"https://openalex.org/W4417403859","doi":"https://doi.org/10.1109/pact65351.2025.00020","title":"SCREME: A Scalable Framework for Resilient Memory Design","display_name":"SCREME: A Scalable Framework for Resilient Memory Design","publication_year":2025,"publication_date":"2025-11-03","ids":{"openalex":"https://openalex.org/W4417403859","doi":"https://doi.org/10.1109/pact65351.2025.00020"},"language":null,"primary_location":{"id":"doi:10.1109/pact65351.2025.00020","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact65351.2025.00020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 34th International Conference on Parallel Architectures and Compilation Techniques (PACT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100373610","display_name":"Fan Li","orcid":"https://orcid.org/0009-0001-1375-1976"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Fan Li","raw_affiliation_strings":["University of Central Florida,College of Engineering and Computer Science,USA"],"affiliations":[{"raw_affiliation_string":"University of Central Florida,College of Engineering and Computer Science,USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059911353","display_name":"Mimi Xie","orcid":"https://orcid.org/0000-0003-1973-2909"},"institutions":[{"id":"https://openalex.org/I45438204","display_name":"The University of Texas at San Antonio","ror":"https://ror.org/01kd65564","country_code":"US","type":"education","lineage":["https://openalex.org/I45438204"]},{"id":"https://openalex.org/I1335518801","display_name":"Texas A&M University \u2013 San Antonio","ror":"https://ror.org/0084njv03","country_code":"US","type":"education","lineage":["https://openalex.org/I1335518801"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mimi Xie","raw_affiliation_strings":["University of Texas at San Antonio,College of AI, Cyber and Computing,USA"],"affiliations":[{"raw_affiliation_string":"University of Texas at San Antonio,College of AI, Cyber and Computing,USA","institution_ids":["https://openalex.org/I1335518801","https://openalex.org/I45438204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020727095","display_name":"Yanan Guo","orcid":"https://orcid.org/0000-0002-8507-8100"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanan Guo","raw_affiliation_strings":["University of Rochester,Department of Computer Science,USA"],"affiliations":[{"raw_affiliation_string":"University of Rochester,Department of Computer Science,USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064127766","display_name":"Huize Li","orcid":"https://orcid.org/0000-0002-8710-4472"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huize Li","raw_affiliation_strings":["University of Central Florida,College of Engineering and Computer Science,USA"],"affiliations":[{"raw_affiliation_string":"University of Central Florida,College of Engineering and Computer Science,USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100393243","display_name":"Xin Xin","orcid":"https://orcid.org/0000-0002-0965-5930"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xin Xin","raw_affiliation_strings":["University of Central Florida,College of Engineering and Computer Science,USA"],"affiliations":[{"raw_affiliation_string":"University of Central Florida,College of Engineering and Computer Science,USA","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100373610"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.48099325,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9354000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9354000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.027699999511241913,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.01850000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.640999972820282},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.49129998683929443},{"id":"https://openalex.org/keywords/provisioning","display_name":"Provisioning","score":0.43630000948905945},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.33500000834465027},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.3292999863624573},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.3230000138282776},{"id":"https://openalex.org/keywords/memory-errors","display_name":"Memory errors","score":0.31209999322891235}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7264999747276306},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.640999972820282},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.49129998683929443},{"id":"https://openalex.org/C172191483","wikidata":"https://www.wikidata.org/wiki/Q1071806","display_name":"Provisioning","level":2,"score":0.43630000948905945},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42989999055862427},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4074999988079071},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.33500000834465027},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3292999863624573},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32519999146461487},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.3230000138282776},{"id":"https://openalex.org/C119907115","wikidata":"https://www.wikidata.org/wiki/Q6815725","display_name":"Memory errors","level":3,"score":0.31209999322891235},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3005000054836273},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.3001999855041504},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.2921999990940094},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.29089999198913574},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.28360000252723694},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.2639999985694885},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.25949999690055847},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.2574000060558319},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.25200000405311584},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.25189998745918274}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact65351.2025.00020","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact65351.2025.00020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 34th International Conference on Parallel Architectures and Compilation Techniques (PACT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W2034861439","https://openalex.org/W2065171379","https://openalex.org/W2070457089","https://openalex.org/W2082982763","https://openalex.org/W2095867783","https://openalex.org/W2119296805","https://openalex.org/W2129513794","https://openalex.org/W2134633067","https://openalex.org/W2146715387","https://openalex.org/W2148575324","https://openalex.org/W2149394641","https://openalex.org/W2512214806","https://openalex.org/W2612114356","https://openalex.org/W2612695082","https://openalex.org/W2795040033","https://openalex.org/W2795148882","https://openalex.org/W2795308992","https://openalex.org/W2884711750","https://openalex.org/W2904216795","https://openalex.org/W2997613220","https://openalex.org/W3004493283","https://openalex.org/W3006044259","https://openalex.org/W3092001024","https://openalex.org/W3112402894","https://openalex.org/W3207969609","https://openalex.org/W4231631394","https://openalex.org/W4245018380","https://openalex.org/W4245880889","https://openalex.org/W4248895726","https://openalex.org/W4249322926","https://openalex.org/W4251906404","https://openalex.org/W4253086812","https://openalex.org/W4308083833","https://openalex.org/W4360831854","https://openalex.org/W4388661953","https://openalex.org/W4388757726","https://openalex.org/W4412130242"],"related_works":[],"abstract_inverted_index":{"The":[0],"continuing":[1],"advancement":[2],"of":[3,29,125,191],"memory":[4,43,70,74,146,181],"technology":[5,193],"has":[6],"not":[7,88],"only":[8],"fueled":[9],"a":[10,109,179],"surge":[11],"in":[12],"performance,":[13],"but":[14],"also":[15],"substantially":[16],"exacerbated":[17],"reliability":[18,200],"challenges.":[19],"Traditional":[20],"solutions":[21],"have":[22],"primarily":[23],"focused":[24],"on":[25,170],"improving":[26],"the":[27,38,59,91,104,123,171,198],"efficiency":[28],"protection":[30],"schemes,":[31],"i.e.,":[32],"Error":[33],"Correction":[34],"Codes":[35],"(ECC),":[36],"under":[37],"assumption":[39],"that":[40,66,80,144,183],"allocating":[41],"additional":[42],"space":[44,71],"for":[45,72,84,108,165],"ECC":[46,81,111,126],"parity":[47,55,85],"is":[48],"always":[49],"costly":[50],"and":[51],"therefore":[52],"unsustainable":[53],"as":[54,95,132],"scales.":[56],"We":[57],"break":[58],"stereotype":[60],"by":[61,203],"proposing":[62],"an":[63,159],"orthogonal":[64],"approach":[65],"provides":[67],"additional,":[68],"cost-effective":[69,185],"resilient":[73],"design.":[75],"In":[76,140],"particular,":[77],"we":[78,142,175],"recognize":[79],"chips":[82,127,147,188],"(used":[83],"storage)":[86],"do":[87],"necessarily":[89],"require":[90],"same":[92],"performance":[93,134],"level":[94],"regular":[96],"data":[97],"chips.":[98,121],"This":[99,157],"offers":[100],"two-fold":[101],"benefits:":[102],"First,":[103],"bandwidth":[105],"originally":[106],"provisioned":[107,150],"regularperformance":[110],"chip":[112],"can":[113,128],"instead":[114],"be":[115,129],"used":[116],"to":[117,161,196],"accommodate":[118],"multiple":[119],"low-performance":[120],"Second,":[122],"cost":[124],"effectively":[130],"reduced,":[131],"lower":[133,138],"often":[135,149],"correlates":[136],"with":[137,151],"expense.":[139],"addition,":[141],"observe":[143],"server-class":[145],"are":[148],"ample,":[152],"yet":[153,186],"underutilized":[154],"I/O":[155],"resources.":[156],"suggests":[158],"opportunity":[160],"repurpose":[162],"these":[163],"resources":[164],"flexible":[166],"on-DIMM":[167],"interconnections.":[168],"Based":[169],"above":[172],"two":[173],"insights,":[174],"finally":[176],"propose":[177],"SCREME,":[178],"scalable":[180],"framework":[182],"leverages":[184],"slower":[187],"-":[189,195],"byproducts":[190],"rapid":[192],"evolution":[194],"meet":[197],"growing":[199],"demands":[201],"driven":[202],"this":[204],"evolution.":[205]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-16T00:00:00"}