{"id":"https://openalex.org/W3136405287","doi":"https://doi.org/10.1109/pact.2013.6618818","title":"Meeting midway: improving CMP performance with memory-side prefetching","display_name":"Meeting midway: improving CMP performance with memory-side prefetching","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W3136405287","doi":"https://doi.org/10.1109/pact.2013.6618818","mag":"3136405287"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2013.6618818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2013.6618818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008156365","display_name":"Nathan Beckmann","orcid":"https://orcid.org/0000-0001-6301-714X"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nathan Beckmann","raw_affiliation_strings":["Massachusetts Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023312480","display_name":"Daniel S\u00e1nchez","orcid":"https://orcid.org/0000-0002-2453-2904"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Sanchez","raw_affiliation_strings":["Massachusetts Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008156365"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":1.8913,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.8696545,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"289","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8369232416152954},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6975992321968079},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5898483395576477},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5617163777351379},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4960421025753021},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4358668327331543},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4317336976528168},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3786605894565582},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32919394969940186},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.26380103826522827},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07756316661834717}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8369232416152954},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6975992321968079},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5898483395576477},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5617163777351379},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4960421025753021},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4358668327331543},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4317336976528168},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3786605894565582},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32919394969940186},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.26380103826522827},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07756316661834717}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.2013.6618818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2013.6618818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1978187377","https://openalex.org/W2020655744","https://openalex.org/W2033797066","https://openalex.org/W2053362661","https://openalex.org/W2056770377","https://openalex.org/W2094833706","https://openalex.org/W2096572124","https://openalex.org/W2113235308","https://openalex.org/W2113520225","https://openalex.org/W2117154099","https://openalex.org/W2119234384","https://openalex.org/W2121270271","https://openalex.org/W2124173332","https://openalex.org/W2125269644","https://openalex.org/W2126372249","https://openalex.org/W2135089498","https://openalex.org/W2136466435","https://openalex.org/W2139239342","https://openalex.org/W2140354616","https://openalex.org/W2142033140","https://openalex.org/W2143773524","https://openalex.org/W2143835304","https://openalex.org/W2151233837","https://openalex.org/W2157134596","https://openalex.org/W2159793853","https://openalex.org/W2160609361","https://openalex.org/W2161364792","https://openalex.org/W2164988937","https://openalex.org/W2167424926","https://openalex.org/W2169660454","https://openalex.org/W2169875292","https://openalex.org/W2170382128","https://openalex.org/W2171164959","https://openalex.org/W2243416539","https://openalex.org/W3136405287","https://openalex.org/W3142886131","https://openalex.org/W4238816702","https://openalex.org/W4239813889","https://openalex.org/W4245105139","https://openalex.org/W4246855236","https://openalex.org/W4248800093","https://openalex.org/W4255387252","https://openalex.org/W6664817162","https://openalex.org/W6677772544","https://openalex.org/W6680960445","https://openalex.org/W6683448178","https://openalex.org/W6684301617","https://openalex.org/W6690457156"],"related_works":["https://openalex.org/W1503860218","https://openalex.org/W1558545464","https://openalex.org/W146324612","https://openalex.org/W2069213986","https://openalex.org/W1579918296","https://openalex.org/W9921458","https://openalex.org/W1485698457","https://openalex.org/W2096329363","https://openalex.org/W2161957081","https://openalex.org/W1507204039"],"abstract_inverted_index":{"Shared":[0],"last-level":[1],"caches,":[2],"widely":[3],"used":[4],"in":[5,37],"chip-multi-processors":[6],"(CMPs),":[7],"face":[8],"two":[9],"fundamental":[10],"limitations.":[11],"First,":[12],"the":[13,22,31,51],"latency":[14,57],"and":[15,63,65],"energy":[16],"of":[17],"shared":[18,38],"caches":[19],"degrade":[20],"as":[21],"system":[23],"scales":[24],"up.":[25],"Second,":[26],"when":[27],"multiple":[28],"workloads":[29],"share":[30],"CMP,":[32],"they":[33],"suffer":[34],"from":[35],"interference":[36],"cache":[39,66],"accesses.":[40],"Unfortunately,":[41],"prior":[42],"research":[43],"addressing":[44],"one":[45],"issue":[46],"either":[47],"ignores":[48],"or":[49],"worsens":[50],"other:":[52],"NUCA":[53],"techniques":[54,68],"reduce":[55,75],"access":[56,76],"but":[58,72],"are":[59],"prone":[60],"to":[61],"hotspots":[62],"interference,":[64],"partitioning":[67],"only":[69],"provide":[70],"isolation":[71],"do":[73],"not":[74],"latency.":[77]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}