{"id":"https://openalex.org/W3138609485","doi":"https://doi.org/10.1109/pact.2013.6618811","title":"Jigsaw: scalable software-defined caches","display_name":"Jigsaw: scalable software-defined caches","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W3138609485","doi":"https://doi.org/10.1109/pact.2013.6618811","mag":"3138609485"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2013.6618811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2013.6618811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025932709","display_name":"Sandeep Navada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sandeep Navada","raw_affiliation_strings":["CPU Design Center, Qualcomm, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"CPU Design Center, Qualcomm, Raleigh, NC, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086305721","display_name":"Niket K. Choudhary","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niket K. Choudhary","raw_affiliation_strings":["CPU Design Center, Qualcomm, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"CPU Design Center, Qualcomm, Raleigh, NC, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061794634","display_name":"Salil V. Wadhavkar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Salil V. Wadhavkar","raw_affiliation_strings":["CPU Design Center, Qualcomm, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"CPU Design Center, Qualcomm, Raleigh, NC, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090803057","display_name":"Eric Rotenberg","orcid":"https://orcid.org/0000-0002-0406-1973"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Rotenberg","raw_affiliation_strings":["Department of Electrical & Computer Engineering, North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5025932709"],"corresponding_institution_ids":["https://openalex.org/I4210087596"],"apc_list":null,"apc_paid":null,"fwci":3.1521,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.92125703,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"224"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7544412612915039},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6449698805809021},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5995176434516907},{"id":"https://openalex.org/keywords/monotonic-function","display_name":"Monotonic function","score":0.5233967900276184},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.4743551015853882},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.46757203340530396},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.4526316225528717},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4407901167869568},{"id":"https://openalex.org/keywords/ambiguity","display_name":"Ambiguity","score":0.4143979549407959},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3973451852798462},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14172717928886414},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10759615898132324}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7544412612915039},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6449698805809021},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5995176434516907},{"id":"https://openalex.org/C72169020","wikidata":"https://www.wikidata.org/wiki/Q194404","display_name":"Monotonic function","level":2,"score":0.5233967900276184},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.4743551015853882},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.46757203340530396},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.4526316225528717},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4407901167869568},{"id":"https://openalex.org/C2780522230","wikidata":"https://www.wikidata.org/wiki/Q1140419","display_name":"Ambiguity","level":2,"score":0.4143979549407959},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3973451852798462},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14172717928886414},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10759615898132324},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.2013.6618811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2013.6618811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W165541577","https://openalex.org/W1498824665","https://openalex.org/W1598283091","https://openalex.org/W1809169466","https://openalex.org/W1894651528","https://openalex.org/W2002671355","https://openalex.org/W2006312753","https://openalex.org/W2013281054","https://openalex.org/W2042556025","https://openalex.org/W2079942837","https://openalex.org/W2089913281","https://openalex.org/W2095004014","https://openalex.org/W2099708455","https://openalex.org/W2102727118","https://openalex.org/W2103670614","https://openalex.org/W2104225326","https://openalex.org/W2105876415","https://openalex.org/W2109092462","https://openalex.org/W2112085716","https://openalex.org/W2117468263","https://openalex.org/W2123608497","https://openalex.org/W2128330595","https://openalex.org/W2129056376","https://openalex.org/W2131081741","https://openalex.org/W2135227424","https://openalex.org/W2138783391","https://openalex.org/W2149379863","https://openalex.org/W2150073849","https://openalex.org/W2153456949","https://openalex.org/W2153841541","https://openalex.org/W2154327203","https://openalex.org/W2157920577","https://openalex.org/W2159025940","https://openalex.org/W2162082972","https://openalex.org/W2168654016","https://openalex.org/W3140903683","https://openalex.org/W4213291066","https://openalex.org/W4247264372","https://openalex.org/W4249925226","https://openalex.org/W4250692521","https://openalex.org/W6638169182","https://openalex.org/W6651700774","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2353179089","https://openalex.org/W2923538289","https://openalex.org/W2353125546","https://openalex.org/W2470643824","https://openalex.org/W4400595174","https://openalex.org/W2349635380","https://openalex.org/W4353089801","https://openalex.org/W2326041751","https://openalex.org/W2084977540","https://openalex.org/W2120726537"],"abstract_inverted_index":{"A":[0],"single-ISA":[1],"heterogeneous":[2,58,67],"chip":[3],"multiprocessor":[4],"(HCMP)":[5],"is":[6,34,78],"an":[7],"attractive":[8],"substrate":[9],"to":[10,36,74,81],"improve":[11],"single-thread":[12],"performance":[13,52,62,82],"and":[14,40],"energy":[15],"efficiency":[16],"in":[17],"the":[18,75],"dark":[19],"silicon":[20],"era.":[21],"We":[22],"consider":[23],"HCMPs":[24],"comprised":[25],"of":[26,84],"non-monotonic":[27,57],"core":[28,32,77,85],"types":[29],"where":[30],"each":[31],"type":[33],"performance-optimized":[35],"different":[37,46,54],"instruction-level":[38],"behavior":[39],"hence":[41],"cannot":[42],"be":[43],"ranked":[44],"-":[45],"program":[47],"phases":[48],"achieve":[49],"their":[50],"highest":[51],"on":[53],"cores.":[55],"Although":[56],"designs":[59,68],"offer":[60],"higher":[61],"potential":[63],"than":[64],"either":[65],"monotonic":[66],"or":[69],"homogeneous":[70],"designs,":[71],"steering":[72],"applications":[73],"best-performing":[76],"challenging":[79],"due":[80],"ambiguity":[83],"types.":[86]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}