{"id":"https://openalex.org/W2147743629","doi":"https://doi.org/10.1109/pact.2009.22","title":"Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System","display_name":"Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2147743629","doi":"https://doi.org/10.1109/pact.2009.22","mag":"2147743629"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2009.22","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2009.22","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 18th International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091536912","display_name":"Daniel Molka","orcid":"https://orcid.org/0000-0001-8375-2280"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Daniel Molka","raw_affiliation_strings":["Center of Information Services and High Performance Computing (ZIH), Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center of Information Services and High Performance Computing (ZIH), Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028693652","display_name":"Daniel Hackenberg","orcid":"https://orcid.org/0000-0002-8491-770X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Hackenberg","raw_affiliation_strings":["Center of Information Services and High Performance Computing (ZIH), Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center of Information Services and High Performance Computing (ZIH), Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050736312","display_name":"Robert Sch\u00f6ne","orcid":"https://orcid.org/0009-0003-0666-4166"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robert Schone","raw_affiliation_strings":["Center of Information Services and High Performance Computing (ZIH), Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center of Information Services and High Performance Computing (ZIH), Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108339675","display_name":"Matthias M\u00fcller","orcid":"https://orcid.org/0009-0005-8772-7775"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Matthias S. Muller","raw_affiliation_strings":["Center of Information Services and High Performance Computing (ZIH), Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center of Information Services and High Performance Computing (ZIH), Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091536912"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":17.676,"has_fulltext":false,"cited_by_count":216,"citation_normalized_percentile":{"value":0.99427726,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"261","last_page":"270"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.82548987865448},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.6102389097213745},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5497331619262695},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5365139842033386},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5214756727218628},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49510279297828674},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49479907751083374},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4930720031261444},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.48801127076148987},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.48615023493766785},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.44115662574768066},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.422495573759079},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4102049767971039},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3068026304244995},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.29764437675476074},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2721973955631256},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.12020844221115112}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.82548987865448},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.6102389097213745},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5497331619262695},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5365139842033386},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5214756727218628},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49510279297828674},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49479907751083374},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4930720031261444},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.48801127076148987},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48615023493766785},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.44115662574768066},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.422495573759079},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4102049767971039},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3068026304244995},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.29764437675476074},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2721973955631256},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12020844221115112},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.2009.22","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2009.22","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 18th International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1819012263","https://openalex.org/W2033875825","https://openalex.org/W2036026652","https://openalex.org/W2109341366","https://openalex.org/W2725179571","https://openalex.org/W4240068447"],"related_works":["https://openalex.org/W15724499","https://openalex.org/W2357296265","https://openalex.org/W2074326206","https://openalex.org/W1569026695","https://openalex.org/W1993578844","https://openalex.org/W2174305479","https://openalex.org/W1845126190","https://openalex.org/W2528635421","https://openalex.org/W2101762019","https://openalex.org/W2147743629"],"abstract_inverted_index":{"Today's":[0],"microprocessors":[1],"have":[2],"complex":[3],"memory":[4,15,56,82],"subsystems":[5],"with":[6,53],"several":[7],"cache":[8,106],"levels.":[9],"The":[10],"efficient":[11],"use":[12],"of":[13,31,46,93,104],"this":[14,39],"hierarchy":[16],"is":[17,66,86],"crucial":[18],"to":[19,71,88,96],"gain":[20,97],"optimal":[21],"performance,":[22],"especially":[23],"on":[24,68,110],"multicore":[25],"processors.":[26],"Unfortunately,":[27],"many":[28],"implementation":[29,102],"details":[30,45,103],"these":[32,111],"processors":[33],"are":[34],"not":[35],"publicly":[36],"available.":[37],"In":[38],"paper":[40],"we":[41,113],"present":[42,114],"such":[43],"fundamental":[44],"the":[47,73,81,90,94,105],"newly":[48],"introduced":[49],"Intel":[50],"Nehalem":[51],"microarchitecture":[52],"its":[54],"integrated":[55],"controller,":[57],"quick":[58],"path":[59],"interconnect,":[60],"and":[61,75,118],"ccNUMA":[62],"architecture.":[63],"Our":[64],"analysis":[65],"based":[67],"sophisticated":[69],"benchmarks":[70,112],"measure":[72],"latency":[74],"bandwidth":[76],"between":[77],"different":[78],"locations":[79],"in":[80],"subsystem.":[83],"Special":[84],"care":[85],"taken":[87],"control":[89],"coherency":[91,107],"state":[92],"data":[95,117],"insight":[98],"into":[99],"performance":[100,116],"relevant":[101],"protocol.":[108],"Based":[109],"undocumented":[115],"architectural":[119],"properties.":[120]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":14},{"year":2015,"cited_by_count":28},{"year":2014,"cited_by_count":22},{"year":2013,"cited_by_count":31},{"year":2012,"cited_by_count":25}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}