{"id":"https://openalex.org/W3040596249","doi":"https://doi.org/10.1109/pact.2004.1342557","title":"Polymorphic processors: how to expose arbitrary hardware functionality to programmers","display_name":"Polymorphic processors: how to expose arbitrary hardware functionality to programmers","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W3040596249","doi":"https://doi.org/10.1109/pact.2004.1342557","mag":"3040596249"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2004.1342557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2004.1342557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques, 2004. PACT 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019437330","display_name":"S. Vassiliadis","orcid":"https://orcid.org/0000-0003-2335-1543"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"S. Vassiliadis","raw_affiliation_strings":["TU Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"TU Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5019437330"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.41202939,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"239","last_page":"239"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.857620358467102},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6762205362319946},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.6227768659591675},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.5976530313491821},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5848128795623779},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5776570439338684},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5767012238502502},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5648782849311829},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5369346737861633},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48851239681243896},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.47449302673339844},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.4559931457042694},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.42816779017448425},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4146687388420105},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41086477041244507},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3721071779727936},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.334783136844635},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18669018149375916}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.857620358467102},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6762205362319946},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6227768659591675},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.5976530313491821},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5848128795623779},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5776570439338684},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5767012238502502},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5648782849311829},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5369346737861633},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48851239681243896},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.47449302673339844},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.4559931457042694},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.42816779017448425},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4146687388420105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41086477041244507},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3721071779727936},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.334783136844635},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18669018149375916},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.2004.1342557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2004.1342557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques, 2004. PACT 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2056563746","https://openalex.org/W2010428317","https://openalex.org/W2134692116","https://openalex.org/W4230695762","https://openalex.org/W2106695020","https://openalex.org/W4232211858","https://openalex.org/W4243964939","https://openalex.org/W2019410615","https://openalex.org/W4286295240","https://openalex.org/W2105365737"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"We":[4,122,139,148,168,191],"present":[5,170],"a":[6,54,58,63,67,90,102,179],"polymorphic":[7,94,146,156,180],"processor":[8,42,95,181],"paradigm":[9,157],"incorporating":[10],"both":[11],"general":[12],"purpose":[13],"and":[14,35,40,66,84,128,137,176,203,208,210,213,219],"custom":[15],"computing":[16],"processing.":[17],"This":[18],"family":[19],"of":[20,26,119,221],"processors":[21],"incorporates":[22],"an":[23,107],"arbitrary":[24],"number":[25],"programmable":[27],"units,":[28],"exposes":[29],"the":[30,33,48,76,93,116,120,155,173,185,194,200,222],"hardware":[31,85,131],"to":[32,38,87,114,164],"programmers/designers,":[34],"allows":[36,80],"them":[37],"modify":[39],"extend":[41],"functionality":[43,118],"at":[44],"will.":[45],"To":[46],"achieve":[47],"previously":[49],"stated":[50],"attributes,":[51],"we":[52],"discuss":[53,124,141],"new":[55,59],"programming":[56,71,78],"paradigm,":[57,72,96],"instruction":[60,104,109],"set":[61,105,110],"architecture,":[62],"microcode-based":[64],"microarchitecture,":[65],"compiler":[68],"methodology.":[69],"The":[70],"in":[73,89,184],"contrast":[74],"with":[75,178],"conventional":[77,82],"paradigms,":[79],"general-purpose":[81],"code":[83],"descriptions":[86],"coexist":[88],"program.":[91],"In":[92],"it":[97],"is":[98,112,205],"shown":[99],"that":[100,130,154,193],"for":[101,145,172,199],"given":[103],"architecture":[106],"one-time":[108],"extension":[111],"sufficient":[113],"implement":[115],"reconfigurable":[117],"processor.":[121],"also":[123,140,149,169],"some":[125,151],"microarchitectural":[126],"issues":[127,144],"suggest":[129],"emulation":[132],"could":[133,158],"allow":[134],"high-speed":[135],"reconfiguration":[136],"execution.":[138],"several":[142],"design":[143],"compilers.":[147],"provide":[150,159],"evidence":[152],"suggesting":[153],"performance":[160],"gains":[161],"when":[162],"compared":[163],"stand-alone":[165],"hardwired":[166],"microprocessors.":[167],"experiments":[171],"MPEG-2":[174,201],"encoder":[175,202],"decoder":[177,204],"prototype":[182],"implemented":[183],"Xilinx":[186],"Virtex":[187],"II":[188],"Pro":[189],"FPGA.":[190],"show":[192],"overall":[195],"attainable":[196],"application":[197],"speedup":[198],"between":[206,211,217],"2.64":[207],"3.18":[209],"1.56":[212],"1.94,":[214],"respectively,":[215],"representing":[216],"93%":[218],"98%":[220],"theoretically":[223],"obtainable":[224],"speedups.":[225]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}