{"id":"https://openalex.org/W4253661613","doi":"https://doi.org/10.1109/pact.2003.1238022","title":"Resolving register bank conflicts for a network processor","display_name":"Resolving register bank conflicts for a network processor","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W4253661613","doi":"https://doi.org/10.1109/pact.2003.1238022"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2003.1238022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2003.1238022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Oceans 2002 Conference and Exhibition. Conference Proceedings (Cat. No.02CH37362)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044518046","display_name":"Xiaochong Zhuang","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"X. Zhuang","raw_affiliation_strings":["College of Computing, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"College of Computing, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061235810","display_name":"Santosh Pande","orcid":"https://orcid.org/0000-0001-6723-8062"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Santosh Pande","raw_affiliation_strings":["College of Computing, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"College of Computing, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5044518046"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.0532,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78676758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"269","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.9345390796661377},{"id":"https://openalex.org/keywords/allocator","display_name":"Allocator","score":0.8245052695274353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8198646306991577},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.7643680572509766},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.5463287830352783},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3986544609069824},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31315675377845764},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.09928447008132935}],"concepts":[{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.9345390796661377},{"id":"https://openalex.org/C162262903","wikidata":"https://www.wikidata.org/wiki/Q343527","display_name":"Allocator","level":2,"score":0.8245052695274353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8198646306991577},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.7643680572509766},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.5463287830352783},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3986544609069824},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31315675377845764},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.09928447008132935},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.2003.1238022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2003.1238022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Oceans 2002 Conference and Exhibition. Conference Proceedings (Cat. No.02CH37362)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1960771887","https://openalex.org/W2033096960","https://openalex.org/W2038225707","https://openalex.org/W2044636417","https://openalex.org/W2091711390","https://openalex.org/W2099444381","https://openalex.org/W2109041494","https://openalex.org/W2118866757","https://openalex.org/W2142550124","https://openalex.org/W2888871578","https://openalex.org/W4214857877","https://openalex.org/W4233836027","https://openalex.org/W4239499145","https://openalex.org/W4245021564","https://openalex.org/W4246819420","https://openalex.org/W4251394608","https://openalex.org/W6660120127","https://openalex.org/W6673006336","https://openalex.org/W6679923831"],"related_works":["https://openalex.org/W2159458033","https://openalex.org/W4252189340","https://openalex.org/W2104533913","https://openalex.org/W2078229301","https://openalex.org/W2479182427","https://openalex.org/W4233450076","https://openalex.org/W3013232686","https://openalex.org/W2755854447","https://openalex.org/W2155935413","https://openalex.org/W2155316957"],"abstract_inverted_index":{"We":[0,72,107],"discuss":[1],"a":[2,8,22,109],"register":[3,43,51,56,79,90,96,105,112,144],"bank":[4,82],"assignment":[5,85],"problem":[6,60],"for":[7,77],"popular":[9],"network":[10,19],"processor-Intel's":[11],"IXP.":[12],"Due":[13],"to":[14,61,64,116],"limited":[15],"data":[16],"paths,":[17],"the":[18,25,50,59,104,118,124,127,138,152],"processor":[20],"has":[21],"restriction":[23],"that":[24],"source":[26],"operands":[27],"of":[28,126,141,154,159],"most":[29],"ALU":[30],"instructions":[31],"must":[32],"be":[33,87,93,101],"resident":[34],"in":[35,41],"two":[36],"different":[37,75],"banks.":[38],"This":[39],"results":[40,136],"higher":[42],"pressure":[44],"and":[45,68,81,146],"puts":[46],"additional":[47,160],"burden":[48],"on":[49],"allocator.":[52],"The":[53],"current":[54],"vendor-provided":[55],"allocator":[57],"leaves":[58],"users,":[62],"leading":[63],"poor":[65],"compilation":[66],"interface":[67],"low":[69],"quality":[70],"code.":[71],"present":[73],"three":[74],"approaches":[76],"performing":[78],"allocation":[80,97,145],"assignment.":[83],"Bank":[84],"can":[86,92,150],"performed":[88,94],"before":[89],"allocation,":[91],"after":[95],"or":[98],"it":[99],"could":[100],"combined":[102],"with":[103,156],"allocation.":[106],"propose":[108,131],"structure":[110],"called":[111],"conflict":[113],"graph":[114],"(RCG)":[115],"capture":[117],"dual-bank":[119],"constraints.":[120],"To":[121],"further":[122],"improve":[123],"effectiveness":[125],"algorithm,":[128],"we":[129],"also":[130],"some":[132],"enabling":[133],"transformations.":[134],"Our":[135],"show":[137],"phase":[139],"ordering":[140],"first":[142],"doing":[143],"then":[147],"assigning":[148],"banks":[149],"reduce":[151],"number":[153],"spills":[155],"affordable":[157],"costs":[158],"instructions.":[161]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}