{"id":"https://openalex.org/W4252859291","doi":"https://doi.org/10.1109/pact.2002.1106012","title":"Leakage energy management in cache hierarchies","display_name":"Leakage energy management in cache hierarchies","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W4252859291","doi":"https://doi.org/10.1109/pact.2002.1106012"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2002.1106012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2002.1106012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings.International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061936181","display_name":"L. Li","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"L. Li","raw_affiliation_strings":["Microsyst. Design Lab., Pennsylvania State Univ., USA","Microsystems Design Laboratory, Pennsylvania State University, USA"],"affiliations":[{"raw_affiliation_string":"Microsyst. Design Lab., Pennsylvania State Univ., USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005717841","display_name":"I. Kadayif","orcid":"https://orcid.org/0000-0002-2206-2726"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Kadayif","raw_affiliation_strings":["Microsyst. Design Lab., Pennsylvania State Univ., USA","Microsystems Design Laboratory, Pennsylvania State University, USA"],"affiliations":[{"raw_affiliation_string":"Microsyst. Design Lab., Pennsylvania State Univ., USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109037249","display_name":"Y.-F. Tsai","orcid":"https://orcid.org/0009-0007-9676-9365"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y.-F. Tsai","raw_affiliation_strings":["Microsyst. Design Lab., Pennsylvania State Univ., USA","Microsystems Design Laboratory, Pennsylvania State University, USA"],"affiliations":[{"raw_affiliation_string":"Microsyst. Design Lab., Pennsylvania State Univ., USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103547260","display_name":"N. Vijaykrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Vijaykrishnan","raw_affiliation_strings":["Microsyst. Design Lab., Pennsylvania State Univ., USA","Microsystems Design Laboratory, Pennsylvania State University, USA"],"affiliations":[{"raw_affiliation_string":"Microsyst. Design Lab., Pennsylvania State Univ., USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007116603","display_name":"Mahmut Kandemir","orcid":"https://orcid.org/0000-0002-9940-9951"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Kandemir","raw_affiliation_strings":["Microsyst. Design Lab., Pennsylvania State Univ., USA","Microsystems Design Laboratory, Pennsylvania State University, USA"],"affiliations":[{"raw_affiliation_string":"Microsyst. Design Lab., Pennsylvania State Univ., USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109965170","display_name":"M. Irwin","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.J. Irwin","raw_affiliation_strings":["Microsyst. Design Lab., Pennsylvania State Univ., USA","Microsystems Design Laboratory, Pennsylvania State University, USA"],"affiliations":[{"raw_affiliation_string":"Microsyst. Design Lab., Pennsylvania State Univ., USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033253809","display_name":"Anand Sivasubramaniam","orcid":"https://orcid.org/0000-0001-6173-687X"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sivasubramaniam","raw_affiliation_strings":["Microsyst. Design Lab., Pennsylvania State Univ., USA","Microsystems Design Laboratory, Pennsylvania State University, USA"],"affiliations":[{"raw_affiliation_string":"Microsyst. Design Lab., Pennsylvania State Univ., USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5061936181"],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":2.6717,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.91066036,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"140"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8768038749694824},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7409021854400635},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.620684027671814},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5759511590003967},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5402796268463135},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.45919740200042725},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41718336939811707},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41386622190475464},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.40638405084609985},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34920865297317505},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24264824390411377},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11063244938850403},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10874384641647339}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8768038749694824},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7409021854400635},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.620684027671814},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5759511590003967},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5402796268463135},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.45919740200042725},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41718336939811707},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41386622190475464},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.40638405084609985},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34920865297317505},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24264824390411377},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11063244938850403},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10874384641647339},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/pact.2002.1106012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2002.1106012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings.International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},{"id":"pmh:3372f7b8-7542-42be-87e7-e6e9eb3c0fd3","is_oa":false,"landing_page_url":"https://avesis.comu.edu.tr/publication/details/3372f7b8-7542-42be-87e7-e6e9eb3c0fd3/oai","pdf_url":null,"source":{"id":"https://openalex.org/S7407055198","display_name":"\u00c7anakkale Onsekiz Mart University AVESIS","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1524395918","https://openalex.org/W1527137186","https://openalex.org/W2032094184","https://openalex.org/W2076469371","https://openalex.org/W2105892416","https://openalex.org/W2117285153","https://openalex.org/W2154614859","https://openalex.org/W2157024459","https://openalex.org/W2157275977","https://openalex.org/W2161991038","https://openalex.org/W2174102096","https://openalex.org/W3140903683","https://openalex.org/W4236225749","https://openalex.org/W4246975541","https://openalex.org/W4253202538","https://openalex.org/W6675984488","https://openalex.org/W6677504465","https://openalex.org/W6679548548","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2147122795","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2167303720","https://openalex.org/W2268996566","https://openalex.org/W2109715593","https://openalex.org/W3161817247","https://openalex.org/W2012518269","https://openalex.org/W1863436361","https://openalex.org/W2068309140"],"abstract_inverted_index":{"Energy":[0],"management":[1],"is":[2,38,47],"important":[3],"for":[4],"a":[5,57,106],"spectrum":[6],"of":[7,23,48,60,81,108,117,141],"systems":[8],"ranging":[9],"from":[10,40],"high-performance":[11],"architectures":[12],"to":[13,42,95],"low-end":[14],"mobile":[15],"and":[16,30,90,110],"embedded":[17],"devices.":[18],"With":[19],"the":[20,33,61,74,78,115,118,130],"increasing":[21],"number":[22],"transistors,":[24],"smaller":[25],"feature":[26],"sizes,":[27],"lower":[28],"supply":[29],"threshold":[31],"voltages,":[32],"focus":[34],"on":[35],"energy":[36,46],"optimization":[37],"shifting":[39],"dynamic":[41],"leakage":[43,92],"energy.":[44],"Leakage":[45],"particular":[49],"concern":[50],"in":[51,103],"dense":[52],"cache":[53,82,133,148],"memories":[54],"that":[55,72,139],"form":[56],"major":[58],"portion":[59],"transistor":[62],"budget.":[63],"In":[64],"this":[65],"work,":[66],"we":[67,85,113],"present":[68],"several":[69],"architectural":[70],"techniques":[71,120],"exploit":[73],"data":[75,100],"duplication":[76],"across":[77],"different":[79],"levels":[80],"hierarchy.":[83],"Specifically,":[84],"employ":[86],"both":[87],"state-preserving":[88],"(data-retaining)":[89],"state-destroying":[91],"control":[93],"mechanisms":[94],"L2":[96],"subblocks":[97],"when":[98],"their":[99],"also":[101,125],"exist":[102],"L1.":[104],"Using":[105],"set":[107],"media":[109],"array-dominated":[111],"applications,":[112],"demonstrate":[114],"effectiveness":[116],"proposed":[119,132],"through":[121],"cycle-accurate":[122],"simulation.":[123],"We":[124],"compare":[126],"our":[127,142],"schemes":[128,143],"with":[129,147],"previously":[131],"decay":[134],"policy.":[135],"This":[136],"comparison":[137],"indicates":[138],"one":[140],"generates":[144],"competitive":[145],"results":[146],"decay.":[149]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-09T06:08:40.794217","created_date":"2025-10-10T00:00:00"}