{"id":"https://openalex.org/W4237382706","doi":"https://doi.org/10.1109/pact.2000.888353","title":"Instruction scheduling for clustered VLIW DSPs","display_name":"Instruction scheduling for clustered VLIW DSPs","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W4237382706","doi":"https://doi.org/10.1109/pact.2000.888353"},"language":"en","primary_location":{"id":"doi:10.1109/pact.2000.888353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2000.888353","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2000 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00622)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023470562","display_name":"Rainer Leupers","orcid":"https://orcid.org/0000-0002-6735-3033"},"institutions":[{"id":"https://openalex.org/I200332995","display_name":"TU Dortmund University","ror":"https://ror.org/01k97gp34","country_code":"DE","type":"education","lineage":["https://openalex.org/I200332995"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"R. Leupers","raw_affiliation_strings":["Department of Computer Science Embedded Systems Group, University of Dortmund, Dortmund, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science Embedded Systems Group, University of Dortmund, Dortmund, Germany","institution_ids":["https://openalex.org/I200332995"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5023470562"],"corresponding_institution_ids":["https://openalex.org/I200332995"],"apc_list":null,"apc_paid":null,"fwci":3.3944,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.93196309,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"291","last_page":"300"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8845005035400391},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8623618483543396},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6671743392944336},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5982033014297485},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5720489025115967},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5559320449829102},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5162642002105713},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.49533048272132874},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3355279564857483},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17807677388191223},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16434717178344727},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.15690559148788452},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.08810240030288696}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8845005035400391},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8623618483543396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6671743392944336},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5982033014297485},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5720489025115967},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5559320449829102},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5162642002105713},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.49533048272132874},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3355279564857483},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17807677388191223},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16434717178344727},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.15690559148788452},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.08810240030288696},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.2000.888353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.2000.888353","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 2000 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00622)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W82951293","https://openalex.org/W1498962072","https://openalex.org/W1830893350","https://openalex.org/W2011039300","https://openalex.org/W2021702614","https://openalex.org/W2024060531","https://openalex.org/W2089463224","https://openalex.org/W2129962996","https://openalex.org/W2131929304","https://openalex.org/W2151545429","https://openalex.org/W2161455936","https://openalex.org/W2166843422","https://openalex.org/W4243640726","https://openalex.org/W4248667787","https://openalex.org/W6655823569"],"related_works":["https://openalex.org/W2734211308","https://openalex.org/W650988184","https://openalex.org/W1506210504","https://openalex.org/W2162410319","https://openalex.org/W2103250493","https://openalex.org/W2353958330","https://openalex.org/W4213212800","https://openalex.org/W2134136106","https://openalex.org/W4242411138","https://openalex.org/W1566248920"],"abstract_inverted_index":{"Recent":[0],"digital":[1],"signal":[2],"processors":[3],"(DSPs)":[4],"show":[5,134],"a":[6,106,122,129,148],"homogeneous":[7],"VLTW-like":[8],"data":[9,48,58],"path":[10,59],"architecture,":[11,89],"which":[12,111],"allows":[13],"C":[14],"compilers":[15],"to":[16,26,37,46,114,127],"generate":[17],"efficient":[18,145],"code.":[19],"However,":[20],"still":[21],"some":[22],"special":[23],"restrictions":[24],"have":[25],"be":[27,61],"obeyed":[28],"in":[29,54,112],"code":[30,131,146,150],"generation":[31],"for":[32,49,152],"VLIW":[33],"DSPs.":[34],"In":[35],"order":[36],"reduce":[38],"the":[39,56,74,80,90,98,137,153],"number":[40],"of":[41,70,92,142],"register":[42],"file":[43],"ports":[44],"needed":[45],"provide":[47],"multiple":[50],"functional":[51],"units":[52],"working":[53],"parallel,":[55],"DSP":[57],"may":[60],"clustered":[62],"into":[63,121],"several":[64],"sub-paths,":[65],"with":[66],"very":[67],"limited":[68],"capabilities":[69],"exchanging":[71],"values":[72],"between":[73,97],"different":[75],"clusters.":[76],"An":[77],"example":[78],"is":[79,140],"well-known":[81],"Texas":[82],"Instruments":[83],"C6201":[84],"DSP.":[85],"For":[86],"such":[87],"an":[88],"tasks":[91],"scheduling":[93,109,120],"and":[94,119],"partitioning":[95,118],"instructions":[96],"clusters":[99],"are":[100],"highly":[101],"interdependent.":[102],"This":[103],"paper":[104],"presents":[105],"new":[107],"instruction":[108],"approach,":[110],"contrast":[113],"earlier":[115],"work,":[116],"integrates":[117],"single":[123],"technique,":[124],"so":[125],"as":[126],"achieve":[128],"high":[130],"quality.":[132],"We":[133],"experimentally":[135],"that":[136],"proposed":[138],"technique":[139],"capable":[141],"generating":[143],"more":[144],"than":[147],"commercial":[149],"generator":[151],"TI":[154],"C6201.":[155]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}