{"id":"https://openalex.org/W4246160671","doi":"https://doi.org/10.1109/pact.1999.807570","title":"The effect of program optimization on trace cache efficiency","display_name":"The effect of program optimization on trace cache efficiency","publication_year":2003,"publication_date":"2003-01-20","ids":{"openalex":"https://openalex.org/W4246160671","doi":"https://doi.org/10.1109/pact.1999.807570"},"language":"en","primary_location":{"id":"doi:10.1109/pact.1999.807570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1999.807570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1999 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00425)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085927513","display_name":"D.L. Howard","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D.L. Howard","raw_affiliation_strings":["IBM Server Group, Rochester, MN, USA"],"affiliations":[{"raw_affiliation_string":"IBM Server Group, Rochester, MN, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069135038","display_name":"M.H. Lipasti","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.H. Lipasti","raw_affiliation_strings":["IBM Server Group, Rochester, MN, USA"],"affiliations":[{"raw_affiliation_string":"IBM Server Group, Rochester, MN, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5085927513"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":0.5031,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7020945,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"256","last_page":"261"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8904626369476318},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7117622494697571},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.658562421798706},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.600405752658844},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.49957799911499023},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.48249292373657227},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.4824810326099396},{"id":"https://openalex.org/keywords/dynamic-compilation","display_name":"Dynamic compilation","score":0.4543426036834717},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.41599640250205994},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3386467695236206},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14881858229637146}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8904626369476318},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7117622494697571},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.658562421798706},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.600405752658844},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.49957799911499023},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.48249292373657227},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.4824810326099396},{"id":"https://openalex.org/C8767382","wikidata":"https://www.wikidata.org/wiki/Q1058454","display_name":"Dynamic compilation","level":3,"score":0.4543426036834717},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.41599640250205994},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3386467695236206},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14881858229637146},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.1999.807570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1999.807570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1999 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00425)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1963529871","https://openalex.org/W2001340901","https://openalex.org/W2017276153","https://openalex.org/W2049507596","https://openalex.org/W2058614217","https://openalex.org/W2117790850","https://openalex.org/W4238590779","https://openalex.org/W4240899800","https://openalex.org/W4242976792","https://openalex.org/W4253352037"],"related_works":["https://openalex.org/W2363769136","https://openalex.org/W2114386333","https://openalex.org/W2734782074","https://openalex.org/W2133489088","https://openalex.org/W2031173804","https://openalex.org/W3085471909","https://openalex.org/W2109715593","https://openalex.org/W2086718556","https://openalex.org/W57688818","https://openalex.org/W1965891727"],"abstract_inverted_index":{"Trace":[0],"cache,":[1],"an":[2],"instruction":[3,23,42],"fetch":[4,24,43],"technique":[5],"that":[6,75,94,113,116,146],"reduces":[7],"token":[8],"branch":[9,139],"penalties":[10],"by":[11,45,170],"storing":[12],"and":[13,37,50,64,79,107],"fetching":[14],"program":[15,27,35],"instructions":[16],"in":[17,67],"dynamic":[18],"execution":[19],"order,":[20],"dramatically":[21],"improves":[22],"bandwidth.":[25],"Similarly,":[26],"transformations":[28,78],"like":[29],"loop":[30],"unrolling,":[31],"procedure":[32],"inlining,":[33],"feedback-directed":[34],"restructuring,":[36],"profile-directed":[38],"feedback":[39],"can":[40,126,158],"improve":[41,117],"bandwidth":[44],"changing":[46],"the":[47,59,68,95,147,168],"static":[48],"structure":[49],"ordering":[51],"of":[52,61,70,84,98,154,165],"a":[53,71,80,85,120,131,151,155,162],"program's":[54],"basic":[55],"blocks.":[56],"We":[57],"examine":[58],"interaction":[60],"these":[62],"compile-time":[63],"run-time":[65],"techniques":[66],"context":[69],"high-quality":[72],"production":[73],"compiler":[74,173],"implements":[76],"such":[77],"cycle-accurate":[81],"simulation":[82],"model":[83,122],"wide":[86],"issue":[87],"superscalar":[88],"processor.":[89],"Not":[90],"surprisingly,":[91],"we":[92,111,144],"find":[93,112],"relative":[96],"benefit":[97],"adding":[99],"trace":[100,124,134,152,163],"cache":[101,125,135,153,164],"declines":[102],"with":[103,133,150,161],"increasing":[104],"optimization":[105,174],"level,":[106],"vice":[108],"versa.":[109],"Furthermore,":[110],"certain":[114],"optimizations":[115],"performance":[118,129,148],"on":[119,130],"processor":[121,132],"without":[123],"actually":[127],"degrade":[128],"due":[136],"to":[137],"increased":[138],"history":[140],"table":[141],"interference.":[142],"Finally,":[143],"show":[145],"obtained":[149,160],"given":[156],"size":[157,169],"be":[159],"about":[166],"half":[167],"applying":[171],"aggressive":[172],"techniques.":[175]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}