{"id":"https://openalex.org/W4250959884","doi":"https://doi.org/10.1109/pact.1999.807401","title":"A fully asynchronous superscalar architecture","display_name":"A fully asynchronous superscalar architecture","publication_year":2003,"publication_date":"2003-01-20","ids":{"openalex":"https://openalex.org/W4250959884","doi":"https://doi.org/10.1109/pact.1999.807401"},"language":"en","primary_location":{"id":"doi:10.1109/pact.1999.807401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1999.807401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1999 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00425)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056876874","display_name":"Dertouzos Arvind","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"D.K. Arvind","raw_affiliation_strings":["Division of Informatics, University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"Division of Informatics, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066627554","display_name":"R.D. Mullins","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R.D. Mullins","raw_affiliation_strings":["Division of Informatics, University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"Division of Informatics, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5056876874"],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.5031,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70375061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"87","issue":null,"first_page":"17","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.854747474193573},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7411677241325378},{"id":"https://openalex.org/keywords/asynchrony","display_name":"Asynchrony (computer programming)","score":0.7070976495742798},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.6909420490264893},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6339864730834961},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.597684919834137},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5673179626464844},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4976206123828888},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.48265010118484497},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.43367743492126465},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08581751585006714},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.08170625567436218}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.854747474193573},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7411677241325378},{"id":"https://openalex.org/C2779019669","wikidata":"https://www.wikidata.org/wiki/Q25203946","display_name":"Asynchrony (computer programming)","level":3,"score":0.7070976495742798},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.6909420490264893},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6339864730834961},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.597684919834137},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5673179626464844},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4976206123828888},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.48265010118484497},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.43367743492126465},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08581751585006714},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.08170625567436218},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.1999.807401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1999.807401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"1999 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00425)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1582534794","https://openalex.org/W2104105510","https://openalex.org/W2141727318","https://openalex.org/W2150054527","https://openalex.org/W2153257335","https://openalex.org/W2159406147","https://openalex.org/W2504788735","https://openalex.org/W6634991304"],"related_works":["https://openalex.org/W2944915449","https://openalex.org/W2102266661","https://openalex.org/W2544364117","https://openalex.org/W2109750263","https://openalex.org/W2145523143","https://openalex.org/W613182605","https://openalex.org/W2078054742","https://openalex.org/W3104184949","https://openalex.org/W2112915496","https://openalex.org/W1905744402"],"abstract_inverted_index":{"An":[0],"asynchronous":[1],"superscalar":[2,56],"architecture":[3],"is":[4],"presented":[5,42],"based":[6,24],"on":[7,25],"a":[8],"novel":[9],"architectural":[10],"feature":[11],"called":[12],"instruction":[13],"compounding.":[14],"This":[15],"enables":[16],"efficient":[17],"dynamic":[18],"scheduling":[19],"and":[20,46],"forwarding":[21],"of":[22,32,36],"data":[23],"local":[26],"information,":[27],"while":[28],"maintaining":[29],"the":[30],"advantages":[31],"asynchrony":[33],"in":[34,43],"terms":[35],"exploiting":[37],"actual":[38],"delays.":[39],"Results":[40],"are":[41,50],"which":[44],"statically":[45],"dynamically":[47],"compounded":[48],"architectures":[49],"compared":[51],"against":[52],"an":[53],"equivalent":[54],"synchronous":[55],"architecture.":[57]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}