{"id":"https://openalex.org/W4234441474","doi":"https://doi.org/10.1109/pact.1998.727185","title":"Dynamic elimination of pointer-expressions","display_name":"Dynamic elimination of pointer-expressions","publication_year":2002,"publication_date":"2002-11-27","ids":{"openalex":"https://openalex.org/W4234441474","doi":"https://doi.org/10.1109/pact.1998.727185"},"language":"en","primary_location":{"id":"doi:10.1109/pact.1998.727185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1998.727185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080563896","display_name":"N. Weinberg","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"N. Weinberg","raw_affiliation_strings":["Philips Semiconductors TriMedia DTV, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Semiconductors TriMedia DTV, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053835812","display_name":"D. Nagle","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Nagle","raw_affiliation_strings":["Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080563896"],"corresponding_institution_ids":["https://openalex.org/I4210122849"],"apc_list":null,"apc_paid":null,"fwci":0.6196,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69730851,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9765999913215637,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8767683506011963},{"id":"https://openalex.org/keywords/pointer","display_name":"Pointer (user interface)","score":0.8023536801338196},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5740827918052673},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5714749097824097},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.53472900390625},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4641128182411194},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.44353145360946655},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4259573221206665},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3314187228679657},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17653125524520874},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.15831637382507324}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8767683506011963},{"id":"https://openalex.org/C150202949","wikidata":"https://www.wikidata.org/wiki/Q107602","display_name":"Pointer (user interface)","level":2,"score":0.8023536801338196},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5740827918052673},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5714749097824097},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.53472900390625},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4641128182411194},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.44353145360946655},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4259573221206665},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3314187228679657},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17653125524520874},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.15831637382507324}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.1998.727185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1998.727185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1487886865","https://openalex.org/W2027061925","https://openalex.org/W2046939387","https://openalex.org/W2095679548","https://openalex.org/W2095872092","https://openalex.org/W2099958604","https://openalex.org/W2113457950","https://openalex.org/W2125762026","https://openalex.org/W2128462109","https://openalex.org/W2295099251","https://openalex.org/W4234441474","https://openalex.org/W4243147462","https://openalex.org/W4248185003","https://openalex.org/W4251929439","https://openalex.org/W4252846123"],"related_works":["https://openalex.org/W2027935151","https://openalex.org/W2085872434","https://openalex.org/W2562747857","https://openalex.org/W4308095153","https://openalex.org/W3081116756","https://openalex.org/W2883183116","https://openalex.org/W2026084820","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2171175484"],"abstract_inverted_index":{"Evaluating":[0],"high-level":[1],"language":[2],"pointer-expressions":[3],"can":[4],"require":[5],"a":[6,44,67],"significant":[7],"portion":[8],"of":[9,52,84,99,104,108,125],"the":[10,33,39,50,91,113,123],"execution":[11,51,100],"time":[12],"and":[13,25,37,76,80,102],"memory":[14,23,106],"bandwidth":[15,107],"in":[16],"programs,":[17],"especially":[18],"for":[19,95],"pointers":[20,30,53,93],"with":[21,66],"multiple":[22],"accesses":[24],"address":[26],"computations.":[27],"Often":[28],"such":[29],"repeatedly":[31],"follow":[32],"same":[34,40],"evaluation":[35],"paths":[36],"return":[38],"values.":[41],"We":[42,64],"present":[43],"microarchitecture":[45,115],"technique":[46],"that":[47,70,90],"dynamically":[48],"eliminates":[49],"based":[54],"on":[55],"results":[56],"obtained":[57],"from":[58],"previous":[59],"evaluations,":[60],"without":[61],"using":[62],"prediction.":[63],"experiment":[65],"benchmark":[68],"set":[69],"includes":[71],"continuous-speech":[72],"recognition,":[73],"MPEG-1":[74],"decoding,":[75],"SPECint95":[77],"ijpeg,":[78],"li":[79],"go":[81],"programs.":[82],"Simulations":[83],"Digital":[85],"Alpha":[86],"21164":[87],"microprocessor":[88],"show":[89],"eliminated":[92],"account":[94],"up":[96],"to":[97],"11.3%":[98],"time,":[101],"26%":[103],"data":[105],"an":[109],"entire":[110],"program.":[111],"Hence,":[112],"proposed":[114],"provides":[116],"substantial":[117],"performance":[118],"gains":[119],"by":[120],"significantly":[121],"reducing":[122],"number":[124],"executed":[126],"pointers.":[127]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}