{"id":"https://openalex.org/W4244241805","doi":"https://doi.org/10.1109/pact.1997.644009","title":"Improving the memory bandwidth of highly-integrated, wide-issue, microprocessor-based systems","display_name":"Improving the memory bandwidth of highly-integrated, wide-issue, microprocessor-based systems","publication_year":2002,"publication_date":"2002-11-23","ids":{"openalex":"https://openalex.org/W4244241805","doi":"https://doi.org/10.1109/pact.1997.644009"},"language":"en","primary_location":{"id":"doi:10.1109/pact.1997.644009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1997.644009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1997 International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031553468","display_name":"D.H. Albonesi","orcid":null},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D.H. Albonesi","raw_affiliation_strings":["Department of Electrical Engineering, University of Rochester, Rochester, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074029461","display_name":"I. Koren","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Koren","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5031553468"],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.33761743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"126","last_page":"135"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8350746631622314},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6741549968719482},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6199057102203369},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5346198678016663},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5346025228500366},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5277374982833862},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5173718333244324},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5128755569458008},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.49712780117988586},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4809962213039398},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.451539546251297},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44495052099227905},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4412551522254944},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4371640086174011},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4196818768978119},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.38002145290374756},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3727453351020813},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3671495318412781},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.314222127199173},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.27169889211654663},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23180776834487915},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21227732300758362},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10104036331176758},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0794181227684021}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8350746631622314},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6741549968719482},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6199057102203369},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5346198678016663},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5346025228500366},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5277374982833862},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5173718333244324},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5128755569458008},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.49712780117988586},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4809962213039398},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.451539546251297},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44495052099227905},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4412551522254944},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4371640086174011},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4196818768978119},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.38002145290374756},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3727453351020813},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3671495318412781},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.314222127199173},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.27169889211654663},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23180776834487915},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21227732300758362},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10104036331176758},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0794181227684021}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pact.1997.644009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1997.644009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1997 International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W72785707","https://openalex.org/W117537482","https://openalex.org/W145461779","https://openalex.org/W1562342676","https://openalex.org/W2067011627","https://openalex.org/W2071053528","https://openalex.org/W2071568619","https://openalex.org/W2084451631","https://openalex.org/W2097872138","https://openalex.org/W2101735776","https://openalex.org/W2103184543","https://openalex.org/W2112833506","https://openalex.org/W2131797921","https://openalex.org/W2159240518","https://openalex.org/W4237150160","https://openalex.org/W6602983652","https://openalex.org/W6604727236","https://openalex.org/W6605915676"],"related_works":["https://openalex.org/W3108993429","https://openalex.org/W2782503170","https://openalex.org/W2047684617","https://openalex.org/W4321458411","https://openalex.org/W2041174925","https://openalex.org/W4229967581","https://openalex.org/W4233816696","https://openalex.org/W4317815260","https://openalex.org/W4281924108","https://openalex.org/W4382407528"],"abstract_inverted_index":{"Next-generation":[0],"wide-issue":[1],"processors":[2],"will":[3],"require":[4],"greater":[5],"memory":[6,12,21,33],"bandwidth":[7,22],"than":[8],"provided":[9],"by":[10,75],"present":[11],"hierarchy":[13],"designs.":[14],"We":[15,61],"propose":[16],"techniques":[17,74],"for":[18],"increasing":[19],"the":[20,37,46,64],"of":[23,48],"multi-ported":[24],"L1":[25,66],"D-caches,":[26],"large":[27],"on-chip":[28,83],"L2":[29,68,85],"caches":[30,88],"and":[31,54,58,67,78],"dedicated":[32],"ports":[34],"while":[35],"minimizing":[36],"cycle":[38],"time":[39],"impact.":[40],"These":[41],"approaches":[42],"are":[43],"evaluated":[44],"within":[45],"context":[47],"an":[49,82],"8-way":[50],"superscalar":[51],"processor":[52],"design":[53],"next-generation":[55],"VLSI,":[56],"packaging":[57],"RAM":[59],"technologies.":[60],"show":[62],"that":[63,79],"combined":[65],"cache":[69],"enhancements":[70],"can":[71],"outperform":[72],"conventional":[73],"over":[76],"80%,":[77],"even":[80],"with":[81],"512-kByte":[84],"cache,":[86],"board-level":[87],"provide":[89],"significant":[90],"enough":[91],"performance":[92],"gains":[93],"to":[94],"justify":[95],"their":[96],"higher":[97],"cost.":[98]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}