{"id":"https://openalex.org/W2166507185","doi":"https://doi.org/10.1109/pact.1996.552666","title":"A scalable register file architecture for dynamically scheduled processors","display_name":"A scalable register file architecture for dynamically scheduled processors","publication_year":2002,"publication_date":"2002-12-24","ids":{"openalex":"https://openalex.org/W2166507185","doi":"https://doi.org/10.1109/pact.1996.552666","mag":"2166507185"},"language":"en","primary_location":{"id":"doi:10.1109/pact.1996.552666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1996.552666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1996 Conference on Parallel Architectures and Compilation Technique","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042785962","display_name":"Steven Wallace","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Wallace","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Irvine, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012004974","display_name":"Nader Bagherzadeh","orcid":"https://orcid.org/0000-0001-7216-0546"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Bagherzadeh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Irvine, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042785962"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":7.8029,"has_fulltext":false,"cited_by_count":89,"citation_normalized_percentile":{"value":0.98069256,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"179","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9220494031906128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8827229738235474},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.6752679347991943},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6317684650421143},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6238073110580444},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5747495889663696},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.5710596442222595},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.5594118237495422},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.4880034029483795},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.438631147146225},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.37565839290618896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3697185516357422},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.21184992790222168}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9220494031906128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8827229738235474},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.6752679347991943},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6317684650421143},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6238073110580444},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5747495889663696},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.5710596442222595},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.5594118237495422},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.4880034029483795},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.438631147146225},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.37565839290618896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3697185516357422},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.21184992790222168},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/pact.1996.552666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1996.552666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1996 Conference on Parallel Architectures and Compilation Technique","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.38.8935","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.38.8935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.uci.edu/students/swallace/papers_wallace/pact96.ps","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.63.7303","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.63.7303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.uci.edu/~swallace/papers_wallace/pact96.ps","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1499323045","https://openalex.org/W1949410241","https://openalex.org/W1974374403","https://openalex.org/W2071568619","https://openalex.org/W2100350234","https://openalex.org/W2112324761","https://openalex.org/W2112833506","https://openalex.org/W2118532220","https://openalex.org/W2130363691","https://openalex.org/W2152622163","https://openalex.org/W2163935347","https://openalex.org/W4242172296","https://openalex.org/W4249708350"],"related_works":["https://openalex.org/W2159458033","https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2195435904","https://openalex.org/W2148662141","https://openalex.org/W2159389028"],"abstract_inverted_index":{"A":[0],"major":[1],"obstacle":[2],"in":[3],"designing":[4],"dynamically":[5],"scheduled":[6],"processors":[7],"is":[8,63],"the":[9,15,52,59,70],"size":[10],"and":[11,25,57],"port":[12],"requirement":[13],"of":[14],"register":[16,23,32,46],"file.":[17],"By":[18],"using":[19,69],"a":[20,30,43],"multiple":[21],"banked":[22],"file":[24,33],"performing":[26],"dynamic":[27],"result":[28],"renaming,":[29],"scalable":[31],"architecture":[34],"can":[35],"be":[36],"implemented":[37],"without":[38],"performance":[39,66],"degradation.":[40],"In":[41],"addition,":[42],"new":[44],"hybrid":[45],"renaming":[47],"technique":[48],"to":[49,54],"efficiently":[50],"map":[51],"logical":[53],"physical":[55],"registers":[56],"reduce":[58],"branch":[60],"misprediction":[61],"penalty":[62],"introduced.":[64],"The":[65],"was":[67],"simulated":[68],"SPEC95":[71],"benchmark":[72],"suite.":[73]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}