{"id":"https://openalex.org/W1950815845","doi":"https://doi.org/10.1109/pact.1996.552663","title":"A fine-grain multithreading superscalar architecture","display_name":"A fine-grain multithreading superscalar architecture","publication_year":2002,"publication_date":"2002-12-24","ids":{"openalex":"https://openalex.org/W1950815845","doi":"https://doi.org/10.1109/pact.1996.552663","mag":"1950815845"},"language":"en","primary_location":{"id":"doi:10.1109/pact.1996.552663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1996.552663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1996 Conference on Parallel Architectures and Compilation Technique","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052696748","display_name":"M. Loikkanen","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Loikkanen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Irvine, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012004974","display_name":"Nader Bagherzadeh","orcid":"https://orcid.org/0000-0001-7216-0546"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Bagherzadeh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Irvine, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052696748"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":1.232,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.79080761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"163","last_page":"168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.8865669369697571},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8431993722915649},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.8326345682144165},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7890191078186035},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.7579777240753174},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7057495713233948},{"id":"https://openalex.org/keywords/yarn","display_name":"Yarn","score":0.5837651491165161},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.547082245349884},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5260512828826904},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4960215985774994},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.46719714999198914},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.45224863290786743},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3357812166213989},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.32209500670433044},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.30702030658721924},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.2665397822856903},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2114732563495636},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.10726818442344666}],"concepts":[{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.8865669369697571},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8431993722915649},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.8326345682144165},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7890191078186035},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.7579777240753174},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7057495713233948},{"id":"https://openalex.org/C2778787235","wikidata":"https://www.wikidata.org/wiki/Q49007","display_name":"Yarn","level":2,"score":0.5837651491165161},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.547082245349884},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5260512828826904},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4960215985774994},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.46719714999198914},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.45224863290786743},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3357812166213989},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.32209500670433044},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.30702030658721924},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.2665397822856903},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2114732563495636},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.10726818442344666},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/pact.1996.552663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pact.1996.552663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1996 Conference on Parallel Architectures and Compilation Technique","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.146.4323","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.146.4323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.uci.edu/comp.arch/papers/publications/pact96-loik11.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.53.4557","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.53.4557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.uci.edu/comp.arch/papers/papers_nader/pact96-loik.ps","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1601753226","https://openalex.org/W1950815845","https://openalex.org/W2096855138","https://openalex.org/W2100350234","https://openalex.org/W2120230074","https://openalex.org/W2120682365","https://openalex.org/W2138610892","https://openalex.org/W2164968189","https://openalex.org/W2168300787","https://openalex.org/W2168715341","https://openalex.org/W3142147837","https://openalex.org/W4241193042","https://openalex.org/W4248863504","https://openalex.org/W6635987275"],"related_works":["https://openalex.org/W2354938433","https://openalex.org/W2913446311","https://openalex.org/W4240807263","https://openalex.org/W3142147837","https://openalex.org/W2118532220","https://openalex.org/W2369107724","https://openalex.org/W1580653297","https://openalex.org/W1495795513","https://openalex.org/W2364546597","https://openalex.org/W1950815845"],"abstract_inverted_index":{"In":[0],"this":[1],"study":[2],"we":[3],"show":[4,80],"that":[5,56],"fine-grain":[6,68],"multithreading":[7,69],"is":[8,76],"an":[9],"effective":[10],"way":[11],"to":[12,44],"increase":[13],"instruction-level":[14],"parallelism":[15],"and":[16,38,71],"hide":[17],"the":[18],"latencies":[19],"of":[20,29,59],"long-latency":[21,30],"operations":[22,48,62],"in":[23,63],"a":[24,51],"superscalar":[25,54,74,85],"processor.":[26],"The":[27],"effects":[28],"operations,":[31],"such":[32,47],"as":[33],"remote":[34],"memory":[35],"references,":[36],"cache-misses,":[37],"multi-cycle":[39],"floating-point":[40],"calculations,":[41],"are":[42,57,65],"detrimental":[43],"performance":[45],"since":[46],"typically":[49],"cause":[50],"stall.":[52],"Even":[53],"processors,":[55],"capable":[58],"performing":[60],"various":[61],"parallel,":[64],"vulnerable.":[66],"A":[67],"paradigm":[70],"unique":[72],"multithreaded":[73],"architecture":[75],"presented.":[77],"Simulation":[78],"results":[79],"significant":[81],"speedup":[82],"over":[83],"single-threaded":[84],"execution.":[86]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}