{"id":"https://openalex.org/W2567543162","doi":"https://doi.org/10.1109/norchip.2016.7792911","title":"Oscillation ring testing methodology of TSVs in 3D stacked ICs","display_name":"Oscillation ring testing methodology of TSVs in 3D stacked ICs","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2567543162","doi":"https://doi.org/10.1109/norchip.2016.7792911","mag":"2567543162"},"language":"en","primary_location":{"id":"doi:10.1109/norchip.2016.7792911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2016.7792911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/1277279","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034033798","display_name":"Shadi M. Harb","orcid":"https://orcid.org/0000-0001-8146-2837"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shadi M S Harb","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061760483","display_name":"W.R. Eisenstadt","orcid":"https://orcid.org/0000-0003-2920-6638"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Eisenstadt","raw_affiliation_strings":["Electrical and Computer Engineering Dept., University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Dept., University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.372,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68222353,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6248608231544495},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6225965023040771},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.61891108751297},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6069849729537964},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5626581311225891},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5363121628761292},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5331985354423523},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.513277530670166},{"id":"https://openalex.org/keywords/oscillation","display_name":"Oscillation (cell signaling)","score":0.4732706546783447},{"id":"https://openalex.org/keywords/system-in-package","display_name":"System in package","score":0.47108542919158936},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4404495358467102},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4398547410964966},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.38652846217155457},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2997191548347473},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28660351037979126}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6248608231544495},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6225965023040771},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.61891108751297},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6069849729537964},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5626581311225891},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5363121628761292},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5331985354423523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.513277530670166},{"id":"https://openalex.org/C2778439541","wikidata":"https://www.wikidata.org/wiki/Q7106412","display_name":"Oscillation (cell signaling)","level":2,"score":0.4732706546783447},{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.47108542919158936},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4404495358467102},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4398547410964966},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.38652846217155457},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2997191548347473},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28660351037979126},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/norchip.2016.7792911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/norchip.2016.7792911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Nordic Circuits and Systems Conference (NORCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:zenodo.org:1277279","is_oa":true,"landing_page_url":"https://zenodo.org/record/1277279","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/other"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:1277279","is_oa":true,"landing_page_url":"https://zenodo.org/record/1277279","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/other"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1511158165","https://openalex.org/W1547010802","https://openalex.org/W1978300964","https://openalex.org/W2005220526","https://openalex.org/W2124912253","https://openalex.org/W2136039657","https://openalex.org/W6632880744"],"related_works":["https://openalex.org/W2027050626","https://openalex.org/W2949851887","https://openalex.org/W3209979995","https://openalex.org/W2376421566","https://openalex.org/W2163646864","https://openalex.org/W1975565431","https://openalex.org/W2141067179","https://openalex.org/W4321844105","https://openalex.org/W2043694425","https://openalex.org/W2042694550"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"on-chip":[3],"self-testing":[4],"circuits":[5],"to":[6,29],"detect":[7,30],"faulty":[8],"Through":[9],"Silicon":[10],"Vias":[11],"(TSVs)":[12],"in":[13],"3D":[14,78,88],"ICs":[15],"technology.":[16],"Different":[17],"testing":[18,25],"schemes":[19],"based":[20,56],"on":[21,57],"an":[22],"oscillation":[23],"ring":[24],"methodology":[26],"are":[27,81,95],"proposed":[28,53],"TSVs":[31,44,71],"faults":[32],"such":[33],"as":[34,83],"stuck-at,":[35],"open,":[36],"slope":[37],"and":[38,41,54,69,75,91,104],"delay":[39],"degradation,":[40],"severe":[42],"crosstalk":[43],"coupling.":[45],"A":[46],"parallel":[47],"ring-based":[48],"oscillator":[49],"test":[50,85],"structure":[51],"is":[52],"simulated":[55],"a":[58,67,84,105],"high":[59],"performance":[60],"fully":[61],"tunable":[62],"electrical":[63],"circuit":[64],"pi-model":[65],"where":[66],"single":[68],"coupled":[70],"with":[72],"ground-signal-ground":[73],"(GSG)":[74],"ground-signal-signal-ground":[76],"(GSSG)":[77],"vias":[79],"configurations":[80],"used":[82],"vehicle":[86],"for":[87],"interconnect":[89],"characterization":[90],"test.":[92],"Simulation":[93],"results":[94],"presented":[96],"using":[97],"the":[98],"Keysight/Agilent":[99],"Advance":[100],"Design":[101],"System":[102],"(ADS)":[103],"standard":[106],"0.25":[107],"\u03bcm":[108],"CMOS":[109],"process.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}