{"id":"https://openalex.org/W2991418621","doi":"https://doi.org/10.1109/nems.2019.8915607","title":"Delay approximation for nanomagnetic logic based combinatorial circuits","display_name":"Delay approximation for nanomagnetic logic based combinatorial circuits","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2991418621","doi":"https://doi.org/10.1109/nems.2019.8915607","mag":"2991418621"},"language":"en","primary_location":{"id":"doi:10.1109/nems.2019.8915607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nems.2019.8915607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 14th International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047114643","display_name":"Neha Oraon","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Neha Oraon","raw_affiliation_strings":["International Institute of Information Technology-Bangalore, Bangalore-560100, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology-Bangalore, Bangalore-560100, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061397479","display_name":"Madhav Rao","orcid":"https://orcid.org/0000-0003-2278-9148"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhav Rao","raw_affiliation_strings":["International Institute of Information Technology-Bangalore, Bangalore-560100, India"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology-Bangalore, Bangalore-560100, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5047114643"],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19153358,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"68","last_page":"71"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8015964031219482},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7166213989257812},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.63825923204422},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6302149891853333},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.618104875087738},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5909788608551025},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5870627760887146},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5089151859283447},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48006924986839294},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28648048639297485},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2299809455871582},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1223556399345398}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8015964031219482},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7166213989257812},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.63825923204422},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6302149891853333},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.618104875087738},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5909788608551025},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5870627760887146},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5089151859283447},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48006924986839294},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28648048639297485},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2299809455871582},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1223556399345398}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/nems.2019.8915607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/nems.2019.8915607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 14th International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1993788100","https://openalex.org/W2013441375","https://openalex.org/W2017431343","https://openalex.org/W2033344385","https://openalex.org/W2078422172","https://openalex.org/W2134194883","https://openalex.org/W2146363955","https://openalex.org/W2151908724","https://openalex.org/W2169757251","https://openalex.org/W2244386512","https://openalex.org/W2320531805","https://openalex.org/W2513241928","https://openalex.org/W2759500842","https://openalex.org/W2765617482","https://openalex.org/W3018057719","https://openalex.org/W6776820115"],"related_works":["https://openalex.org/W1980349267","https://openalex.org/W2765435638","https://openalex.org/W2140610743","https://openalex.org/W2098419840","https://openalex.org/W2121863912","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W2986691431","https://openalex.org/W1985308002","https://openalex.org/W2766377030"],"abstract_inverted_index":{"Nanomagnetic":[0],"logic":[1],"(NML)":[2],"based":[3,117],"digital":[4,83],"subsystem":[5],"is":[6,16,35,41,56,77,99],"considered":[7],"effective":[8],"for":[9],"low":[10],"power":[11],"applications,":[12],"where":[13],"moderate":[14],"performance":[15],"acceptable.":[17],"The":[18,62,104],"interplay":[19],"between":[20],"the":[21,27,51,54,112],"neighboring":[22],"magnetic":[23],"dots":[24],"due":[25],"to":[26,91],"magnetostatic":[28],"interactions":[29],"offers":[30],"stable":[31],"domain":[32],"orientations,":[33],"which":[34],"viewed":[36],"as":[37],"logical":[38],"outputs.":[39],"NML":[40,97,116],"studied":[42,67],"at":[43,46,59],"device":[44],"and":[45,68,75,119],"primitive":[47],"gate":[48],"level":[49],"in":[50,80,101],"past,":[52],"but":[53],"functionality":[55],"not":[57],"modeled":[58,105],"circuit":[60],"level.":[61],"CMOS":[63],"circuits":[64,98],"are":[65],"well":[66],"a":[69,95],"quick":[70,87],"approximation":[71,88,106],"tool":[72,90],"estimating":[73],"delay":[74,93,107],"energy":[76],"highly":[78],"utilized":[79],"designing":[81],"large":[82,96],"subsystem.":[84],"A":[85],"similar":[86],"modeling":[89],"evaluate":[92],"of":[94,115],"presented":[100],"this":[102],"paper.":[103],"was":[108],"further":[109],"verified":[110],"with":[111],"simulation":[113],"results":[114],"1,":[118],"2":[120],"bit":[121],"full":[122],"adder":[123],"circuits.":[124]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}