{"id":"https://openalex.org/W2594138799","doi":"https://doi.org/10.1109/mwscas.2016.7870035","title":"A 65nm ASIC based 256 NIST prime field ECC processor","display_name":"A 65nm ASIC based 256 NIST prime field ECC processor","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2594138799","doi":"https://doi.org/10.1109/mwscas.2016.7870035","mag":"2594138799"},"language":"en","primary_location":{"id":"doi:10.1109/mwscas.2016.7870035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002913469","display_name":"Hamad Marzouqi","orcid":null},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":true,"raw_author_name":"Hamad Marzouqi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Khalifa University, UAE"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Khalifa University, UAE","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020682177","display_name":"Mahmoud Al\u2010Qutayri","orcid":"https://orcid.org/0000-0002-9600-8036"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Mahmoud Al-Qutayri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Khalifa University, UAE"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Khalifa University, UAE","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028133110","display_name":"Khaled Salah","orcid":"https://orcid.org/0000-0002-2310-2558"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Khaled Salah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Khalifa University, UAE"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Khalifa University, UAE","institution_ids":["https://openalex.org/I176601375"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078108496","display_name":"Hani Saleh","orcid":"https://orcid.org/0000-0002-7185-0278"},"institutions":[{"id":"https://openalex.org/I176601375","display_name":"Khalifa University of Science and Technology","ror":"https://ror.org/05hffr360","country_code":"AE","type":"education","lineage":["https://openalex.org/I176601375"]}],"countries":["AE"],"is_corresponding":false,"raw_author_name":"Hani Saleh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Khalifa University, UAE"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Khalifa University, UAE","institution_ids":["https://openalex.org/I176601375"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002913469"],"corresponding_institution_ids":["https://openalex.org/I176601375"],"apc_list":null,"apc_paid":null,"fwci":0.6635,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.82079114,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.9083847999572754},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8809223175048828},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.733778178691864},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6678533554077148},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5700730681419373},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5128210186958313},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5072028636932373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4992997646331787},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4374256730079651},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4337741732597351},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41033095121383667},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36343640089035034},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18389928340911865},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11475002765655518},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.10389760136604309},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09097021818161011}],"concepts":[{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.9083847999572754},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8809223175048828},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.733778178691864},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6678533554077148},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5700730681419373},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5128210186958313},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5072028636932373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4992997646331787},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4374256730079651},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4337741732597351},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41033095121383667},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36343640089035034},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18389928340911865},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11475002765655518},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.10389760136604309},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09097021818161011},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mwscas.2016.7870035","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mwscas.2016.7870035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W124286720","https://openalex.org/W1649758727","https://openalex.org/W1991823557","https://openalex.org/W2036378739","https://openalex.org/W2048246978","https://openalex.org/W2068385037","https://openalex.org/W2080586085","https://openalex.org/W2127115545","https://openalex.org/W2145280842","https://openalex.org/W4237773356","https://openalex.org/W6636949950"],"related_works":["https://openalex.org/W3047456336","https://openalex.org/W2994423169","https://openalex.org/W1914153919","https://openalex.org/W2399402915","https://openalex.org/W2043935283","https://openalex.org/W2068746412","https://openalex.org/W2373439060","https://openalex.org/W2527867252","https://openalex.org/W2149568614","https://openalex.org/W2590023945","https://openalex.org/W3113636917","https://openalex.org/W2980978565","https://openalex.org/W2279246320","https://openalex.org/W1582059966","https://openalex.org/W2548883724","https://openalex.org/W2752065998","https://openalex.org/W3134135229","https://openalex.org/W2017495421","https://openalex.org/W2156115937","https://openalex.org/W2024266730"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,52,83,98,104],"65":[4,42],"nm":[5,43],"ASIC":[6,91,114],"based":[7],"256":[8],"NIST":[9,31],"prime":[10],"field":[11],"ECC":[12,128],"processor.":[13],"To":[14],"achieve":[15],"high":[16],"throughput,":[17],"extensive":[18],"pipelining":[19],"techniques":[20],"were":[21],"applied":[22],"to":[23,90],"realize":[24],"the":[25,93,126,132],"Karatsuba-Ofman":[26],"Multiplier":[27],"along":[28],"with":[29,77,123],"enhanced":[30],"Reduction":[32],"Formula.":[33],"The":[34,48,67],"processor":[35,49,68,94],"architecture":[36],"was":[37,95],"implemented":[38],"using":[39,97],"Global":[40],"Foundry":[41],"Low":[44],"Power":[45],"(LPE)":[46],"technology.":[47],"runs":[50],"at":[51],"maximum":[53,84],"frequency":[54],"of":[55,86,107,125],"244":[56],"MHz":[57],"and":[58,81,115],"performs":[59],"single":[60],"scalar":[61],"point":[62],"multiplication":[63],"within":[64],"1.48":[65],"ms.":[66],"occupies":[69],"0.472":[70],"mm":[71],"<sup":[72],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[73],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[74],"die":[75],"area":[76],"114":[78],"k":[79],"gates":[80],"consumes":[82],"power":[85],"6.8":[87],"mW.":[88],"Further":[89],"implementation,":[92],"prototyped":[96],"FPGA":[99,116],"Virtex":[100],"5":[101],"device":[102],"exhibited":[103],"throughput":[105],"improvement":[106],"140%":[108],"over":[109],"previously":[110],"published":[111],"results.":[112],"Both":[113],"implementations":[117],"showed":[118],"competitive":[119],"results":[120],"when":[121],"compared":[122],"state":[124],"art":[127],"processors":[129],"found":[130],"in":[131],"literature.":[133]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}