{"id":"https://openalex.org/W2026102194","doi":"https://doi.org/10.1109/mixdes.2014.6872224","title":"Reliability-aware delay faults evaluation of CMOS flip-flops","display_name":"Reliability-aware delay faults evaluation of CMOS flip-flops","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2026102194","doi":"https://doi.org/10.1109/mixdes.2014.6872224","mag":"2026102194"},"language":"en","primary_location":{"id":"doi:10.1109/mixdes.2014.6872224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mixdes.2014.6872224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079498326","display_name":"Hao Cai","orcid":"https://orcid.org/0000-0001-9794-8049"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I205703379","display_name":"Institut Mines-T\u00e9l\u00e9com","ror":"https://ror.org/025vp2923","country_code":"FR","type":"facility","lineage":["https://openalex.org/I205703379"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Hao Cai","raw_affiliation_strings":["Departement Communications et Electronique, Institut Mines-Telecom, France","Dept. Commun. et Electron., Telecom ParisTech, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departement Communications et Electronique, Institut Mines-Telecom, France","institution_ids":["https://openalex.org/I205703379"]},{"raw_affiliation_string":"Dept. Commun. et Electron., Telecom ParisTech, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100681225","display_name":"Kaikai Liu","orcid":"https://orcid.org/0000-0002-1360-9646"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I205703379","display_name":"Institut Mines-T\u00e9l\u00e9com","ror":"https://ror.org/025vp2923","country_code":"FR","type":"facility","lineage":["https://openalex.org/I205703379"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Kaikai Liu","raw_affiliation_strings":["Departement Communications et Electronique, Institut Mines-Telecom, France","Dept. Commun. et Electron., Telecom ParisTech, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departement Communications et Electronique, Institut Mines-Telecom, France","institution_ids":["https://openalex.org/I205703379"]},{"raw_affiliation_string":"Dept. Commun. et Electron., Telecom ParisTech, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018022196","display_name":"L\u00edrida Naviner","orcid":"https://orcid.org/0000-0002-6320-4153"},"institutions":[{"id":"https://openalex.org/I12356871","display_name":"T\u00e9l\u00e9com Paris","ror":"https://ror.org/01naq7912","country_code":"FR","type":"education","lineage":["https://openalex.org/I12356871","https://openalex.org/I205703379","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I205703379","display_name":"Institut Mines-T\u00e9l\u00e9com","ror":"https://ror.org/025vp2923","country_code":"FR","type":"facility","lineage":["https://openalex.org/I205703379"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lirida Alves de Barros Naviner","raw_affiliation_strings":["Departement Communications et Electronique, Institut Mines-Telecom, France","Dept. Commun. et Electron., Telecom ParisTech, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departement Communications et Electronique, Institut Mines-Telecom, France","institution_ids":["https://openalex.org/I205703379"]},{"raw_affiliation_string":"Dept. Commun. et Electron., Telecom ParisTech, Paris, France","institution_ids":["https://openalex.org/I12356871"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11041522,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"385","last_page":"389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7327390313148499},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7016004323959351},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6551820039749146},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6244344115257263},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5842132568359375},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5796176791191101},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5526955723762512},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5400198101997375},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5327416062355042},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5059584975242615},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.5056240558624268},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.498152494430542},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.48967602849006653},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.457842081785202},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3911799192428589},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3736976981163025},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26894837617874146},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16029244661331177},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11441516876220703}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7327390313148499},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7016004323959351},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6551820039749146},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6244344115257263},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5842132568359375},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5796176791191101},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5526955723762512},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5400198101997375},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5327416062355042},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5059584975242615},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.5056240558624268},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.498152494430542},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.48967602849006653},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.457842081785202},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3911799192428589},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3736976981163025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26894837617874146},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16029244661331177},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11441516876220703},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mixdes.2014.6872224","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mixdes.2014.6872224","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-02412061v1","is_oa":false,"landing_page_url":"https://telecom-paris.hal.science/hal-02412061","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), Jun 2014, Lublin, Poland","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2001374630","https://openalex.org/W2100332326","https://openalex.org/W2109195618","https://openalex.org/W2129439881","https://openalex.org/W2141565132","https://openalex.org/W2564351492","https://openalex.org/W2747602615","https://openalex.org/W4231252248"],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2024069812","https://openalex.org/W2056378213","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2350494013","https://openalex.org/W4298048893","https://openalex.org/W1965850601","https://openalex.org/W2546023602","https://openalex.org/W2978427427"],"abstract_inverted_index":{"Continuously":[0],"scaling":[1],"down":[2],"of":[3,28,36],"CMOS":[4,39],"technology":[5],"brings":[6],"on":[7],"low":[8,103],"power":[9,104],"but":[10],"also":[11],"reliability":[12,34,49],"problems":[13],"such":[14],"as":[15],"aging":[16,73,97],"effects":[17,98],"and":[18,24,72],"process":[19,70,90],"variations.":[20],"They":[21],"can":[22],"influence":[23],"degrade":[25],"the":[26],"performance":[27],"integrated":[29],"circuits.":[30],"In":[31,45],"recent":[32],"years,":[33],"issues":[35],"65":[37,64],"nm":[38,65],"node":[40],"has":[41],"been":[42],"intensively":[43],"studied.":[44],"this":[46,81],"work,":[47],"a":[48],"assessment":[50],"approach":[51,82],"considering":[52,69],"aging/process":[53],"variation":[54],"induced":[55,99],"delay":[56],"fault":[57,84],"is":[58,87],"proposed":[59],"in":[60],"design":[61],"loop.":[62],"Typical":[63],"flip-flops":[66],"are":[67,92],"evaluated":[68],"variations":[71,91],"effects.":[74],"An":[75],"example":[76],"with":[77],"simple":[78],"logic":[79],"illustrates":[80],"for":[83],"probability.":[85],"It":[86],"concluded":[88],"that":[89],"more":[93],"important":[94],"comparing":[95],"to":[96],"degradation":[100],"when":[101],"designing":[102],"digital":[105],"flip-flops.":[106]},"counts_by_year":[],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}