{"id":"https://openalex.org/W1961058204","doi":"https://doi.org/10.1109/mipro.2015.7160523","title":"Layout optimizations to decrease internal power and area in digital CMOS standard cells","display_name":"Layout optimizations to decrease internal power and area in digital CMOS standard cells","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1961058204","doi":"https://doi.org/10.1109/mipro.2015.7160523","mag":"1961058204"},"language":"en","primary_location":{"id":"doi:10.1109/mipro.2015.7160523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mipro.2015.7160523","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067412268","display_name":"Jordan Innocenti","orcid":null},"institutions":[{"id":"https://openalex.org/I21491767","display_name":"Aix-Marseille Universit\u00e9","ror":"https://ror.org/035xkbk20","country_code":"FR","type":"education","lineage":["https://openalex.org/I21491767"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210112016","display_name":"Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence","ror":"https://ror.org/0238zyh04","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I143002897","https://openalex.org/I21491767","https://openalex.org/I3132279224","https://openalex.org/I4210098836","https://openalex.org/I4210112016"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"J. Innocenti","raw_affiliation_strings":["EpOC, Nice Sophia-Antipolis University, Biot, France","IM2NP-UMR, Aix-Marseille University, Marseille, France","STMicroelectronics Rousset, Rousset, France"],"affiliations":[{"raw_affiliation_string":"EpOC, Nice Sophia-Antipolis University, Biot, France","institution_ids":[]},{"raw_affiliation_string":"IM2NP-UMR, Aix-Marseille University, Marseille, France","institution_ids":["https://openalex.org/I21491767","https://openalex.org/I4210112016"]},{"raw_affiliation_string":"STMicroelectronics Rousset, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056565585","display_name":"F. H. Julien","orcid":"https://orcid.org/0000-0003-4308-6361"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Julien","raw_affiliation_strings":["STMicroelectronics Rousset, Rousset, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics Rousset, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032162752","display_name":"Jean\u2010Michel Portal","orcid":"https://orcid.org/0000-0002-6722-053X"},"institutions":[{"id":"https://openalex.org/I21491767","display_name":"Aix-Marseille Universit\u00e9","ror":"https://ror.org/035xkbk20","country_code":"FR","type":"education","lineage":["https://openalex.org/I21491767"]},{"id":"https://openalex.org/I4210112016","display_name":"Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence","ror":"https://ror.org/0238zyh04","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I143002897","https://openalex.org/I21491767","https://openalex.org/I3132279224","https://openalex.org/I4210098836","https://openalex.org/I4210112016"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J.M. Portal","raw_affiliation_strings":["IM2NP-UMR, Aix-Marseille University, Marseille, France"],"affiliations":[{"raw_affiliation_string":"IM2NP-UMR, Aix-Marseille University, Marseille, France","institution_ids":["https://openalex.org/I21491767","https://openalex.org/I4210112016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090772960","display_name":"L. L\u00f3pez","orcid":"https://orcid.org/0000-0001-9586-2241"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Lopez","raw_affiliation_strings":["STMicroelectronics Rousset, Rousset, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics Rousset, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034347116","display_name":"Q. Hubert","orcid":null},"institutions":[{"id":"https://openalex.org/I4210112016","display_name":"Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence","ror":"https://ror.org/0238zyh04","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I143002897","https://openalex.org/I21491767","https://openalex.org/I3132279224","https://openalex.org/I4210098836","https://openalex.org/I4210112016"]},{"id":"https://openalex.org/I21491767","display_name":"Aix-Marseille Universit\u00e9","ror":"https://ror.org/035xkbk20","country_code":"FR","type":"education","lineage":["https://openalex.org/I21491767"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Q. Hubert","raw_affiliation_strings":["IM2NP-UMR, Aix-Marseille University, Marseille, France"],"affiliations":[{"raw_affiliation_string":"IM2NP-UMR, Aix-Marseille University, Marseille, France","institution_ids":["https://openalex.org/I21491767","https://openalex.org/I4210112016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060736866","display_name":"Pascal Le Masson","orcid":"https://orcid.org/0000-0002-3835-2875"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Masson","raw_affiliation_strings":["EpOC, Nice Sophia-Antipolis University, Biot, France"],"affiliations":[{"raw_affiliation_string":"EpOC, Nice Sophia-Antipolis University, Biot, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037883051","display_name":"J. Sonzogni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Sonzogni","raw_affiliation_strings":["STMicroelectronics Rousset, Rousset, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics Rousset, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069894082","display_name":"S. Niel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Niel","raw_affiliation_strings":["STMicroelectronics Rousset, Rousset, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics Rousset, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109536252","display_name":"A. R\u00e9gnier","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Regnier","raw_affiliation_strings":["STMicroelectronics Rousset, Rousset, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics Rousset, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5067412268"],"corresponding_institution_ids":["https://openalex.org/I21491767","https://openalex.org/I4210104693","https://openalex.org/I4210112016"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57403986,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"48","issue":null,"first_page":"1582","last_page":"1587"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9375104904174805},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8549848198890686},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7821717262268066},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5073637366294861},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47811833024024963},{"id":"https://openalex.org/keywords/saturation-current","display_name":"Saturation current","score":0.4344451427459717},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.41913172602653503},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4095138907432556},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3556986153125763},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30445975065231323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2639974355697632},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10945087671279907}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9375104904174805},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8549848198890686},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7821717262268066},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5073637366294861},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47811833024024963},{"id":"https://openalex.org/C155891486","wikidata":"https://www.wikidata.org/wiki/Q3694418","display_name":"Saturation current","level":3,"score":0.4344451427459717},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.41913172602653503},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4095138907432556},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3556986153125763},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30445975065231323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2639974355697632},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10945087671279907}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mipro.2015.7160523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mipro.2015.7160523","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1566902365","https://openalex.org/W1973476047","https://openalex.org/W2120475991","https://openalex.org/W2140232930","https://openalex.org/W2140823559","https://openalex.org/W2154869256","https://openalex.org/W2325752595","https://openalex.org/W2334110590","https://openalex.org/W2357582783","https://openalex.org/W2547961720","https://openalex.org/W3103339143","https://openalex.org/W4212848293","https://openalex.org/W6706437497"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411","https://openalex.org/W2339836056"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"several":[3],"layout":[4],"optimizations":[5],"in":[6],"order":[7],"to":[8],"decrease":[9],"both,":[10],"the":[11,15,41,95,98],"internal":[12,42],"power":[13,43],"and":[14,32,40,86,90,110],"area":[16,96],"of":[17,44,97],"digital":[18],"standard":[19],"cells.":[20],"A":[21],"new":[22,46,59,99,111],"D":[23],"flip-flop":[24],"(Dff)":[25],"is":[26,48,72,82,101],"designed":[27],"using":[28,106],"advanced":[29],"design":[30,113],"rules":[31],"lower":[33,107],"active":[34,108],"widths.":[35],"Post-layout":[36],"simulations":[37],"are":[38],"performed":[39],"a":[45,58],"Dff":[47,100],"reduced":[49,102],"by":[50,84,103,105],"20%":[51,104],"while":[52],"clock-to-Q":[53],"delay":[54],"remains":[55],"unchanged.":[56],"Indeed,":[57],"optimized":[60,112],"process":[61],"based":[62],"on":[63],"e-NVM":[64],"(embedded":[65],"Non-Volatile":[66],"Memory)":[67],"CMOS":[68],"80":[69],"nm":[70],"technology":[71],"developed.":[73],"The":[74],"saturation":[75],"current":[76],"(I":[77],"<sub":[78],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[79],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DSAT</sub>":[80],")":[81],"improved":[83],"15%":[85],"50%":[87],"for":[88],"NMOS":[89],"PMOS":[91],"transistors,":[92],"respectively.":[93],"Moreover,":[94],"widths":[109],"rules.":[114]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}