{"id":"https://openalex.org/W4243058626","doi":"https://doi.org/10.1109/micro.2016.7783731","title":"OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures","display_name":"OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W4243058626","doi":"https://doi.org/10.1109/micro.2016.7783731"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2016.7783731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2016.7783731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100887661","display_name":"Jia Zhan","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jia Zhan","raw_affiliation_strings":["University of California, Santa Barbara"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064126781","display_name":"Onur Kay\u0131ran","orcid":"https://orcid.org/0009-0006-4482-3115"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Onur Kayiran","raw_affiliation_strings":["Advanced Micro Devices Inc, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices Inc, Santa Clara, CA, US","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102835155","display_name":"Gabriel H. Loh","orcid":"https://orcid.org/0000-0002-4616-0144"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gabriel H. Loh","raw_affiliation_strings":["Advanced Micro Devices, Inc"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054027488","display_name":"Chita R. Das","orcid":"https://orcid.org/0000-0002-4746-7578"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chita R. Das","raw_affiliation_strings":["The Pennsylvania State University"],"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["University of California, Santa Barbara"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100887661"],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":5.676,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.96624036,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8281679749488831},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6854987144470215},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5289466381072998},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5141868591308594},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4667022228240967},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.45480889081954956},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4458174407482147},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4292066991329193},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42579197883605957},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.3871951103210449},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.25555914640426636}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8281679749488831},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6854987144470215},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5289466381072998},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5141868591308594},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4667022228240967},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.45480889081954956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4458174407482147},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4292066991329193},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42579197883605957},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.3871951103210449},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.25555914640426636}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/micro.2016.7783731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2016.7783731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-133455","is_oa":false,"landing_page_url":"http://gateway.isiknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=LinksAMR&SrcApp=PARTNER_APP&DestLinkType=FullRecord&DestApp=WOS&KeyUT=000391364100028","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306084","display_name":"U.S. Department of Energy","ror":"https://ror.org/01bj3aw27"},{"id":"https://openalex.org/F4320307757","display_name":"Advanced Micro Devices","ror":"https://ror.org/04kd6c783"},{"id":"https://openalex.org/F4320332359","display_name":"Office of Science","ror":"https://ror.org/00mmn6b08"},{"id":"https://openalex.org/F4320337506","display_name":"Advanced Scientific Computing Research","ror":"https://ror.org/0012c7r22"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1976286267","https://openalex.org/W1979527452","https://openalex.org/W1993273773","https://openalex.org/W1997162567","https://openalex.org/W2000548010","https://openalex.org/W2004016834","https://openalex.org/W2011443263","https://openalex.org/W2018881858","https://openalex.org/W2028173051","https://openalex.org/W2028369189","https://openalex.org/W2034256066","https://openalex.org/W2047379549","https://openalex.org/W2066985990","https://openalex.org/W2067354926","https://openalex.org/W2079248286","https://openalex.org/W2080592089","https://openalex.org/W2084007230","https://openalex.org/W2090580303","https://openalex.org/W2092283255","https://openalex.org/W2095166390","https://openalex.org/W2100011668","https://openalex.org/W2105572195","https://openalex.org/W2106404421","https://openalex.org/W2107848407","https://openalex.org/W2111366547","https://openalex.org/W2116826022","https://openalex.org/W2127419525","https://openalex.org/W2129163257","https://openalex.org/W2130820665","https://openalex.org/W2136684653","https://openalex.org/W2142012714","https://openalex.org/W2145030123","https://openalex.org/W2148831941","https://openalex.org/W2159389783","https://openalex.org/W2161948491","https://openalex.org/W2273440736","https://openalex.org/W3145545382","https://openalex.org/W4210790398","https://openalex.org/W4236340184","https://openalex.org/W4238816702","https://openalex.org/W4245080405","https://openalex.org/W4254256063","https://openalex.org/W6653237175","https://openalex.org/W6659083272","https://openalex.org/W6694513646","https://openalex.org/W6792323683"],"related_works":["https://openalex.org/W2114386333","https://openalex.org/W2031173804","https://openalex.org/W2148571123","https://openalex.org/W2363769136","https://openalex.org/W2206576460","https://openalex.org/W2436169747","https://openalex.org/W2079730482","https://openalex.org/W2324141783","https://openalex.org/W2012518269","https://openalex.org/W2167303720"],"abstract_inverted_index":{"As":[0],"we":[1,115,198],"integrate":[2],"data-parallel":[3],"GPUs":[4,18],"with":[5,31,57,155],"general-purpose":[6],"CPUs":[7],"on":[8,235],"a":[9,147,236],"single":[10],"chip,":[11],"the":[12,23,41,79,87,91,99,118,131,139,142,159,164,176,184,192,227],"enormous":[13],"cache":[14,25,46,69,108,132],"traffic":[15,205],"generated":[16],"by":[17,53,138],"will":[19],"not":[20],"only":[21],"exhaust":[22],"limited":[24,127],"capacity,":[26,141],"but":[27],"also":[28],"severely":[29],"interfere":[30],"CPU":[32,150],"requests.":[33],"Such":[34],"heterogeneous":[35,207],"multicores":[36],"pose":[37],"significant":[38],"challenges":[39],"to":[40,111,168,175,201,225,261],"design":[42],"of":[43,83,121,173,183,188,196,212,229,244],"shared":[44,100,160],"last-level":[45],"(LLC).":[47],"This":[48],"problem":[49],"can":[50,145],"be":[51,126],"mitigated":[52],"replacing":[54],"SRAM":[55,262],"LLC":[56,101,123,257,264],"emerging":[58],"non-volatile":[59],"memories":[60],"like":[61],"Spin-Transfer":[62],"Torque":[63],"RAM":[64],"(STT-RAM),":[65],"which":[66],"provides":[67],"larger":[68],"capacity":[70,88],"and":[71,90,102,151,191,216,238,255],"near-zero":[72],"leakage":[73],"power.":[74],"However,":[75],"without":[76],"careful":[77],"design,":[78],"slow":[80],"write":[81],"operations":[82],"STT-RAM":[84,122,169,203,230],"may":[85,93,124],"offset":[86],"benefit,":[89],"system":[92,240],"still":[94,125],"suffer":[95],"from":[96],"contention":[97],"in":[98],"on-chip":[103,143,221],"interconnects.":[104],"While":[105],"there":[106],"are":[107],"optimization":[109],"techniques":[110],"alleviate":[112],"such":[113],"problems,":[114],"reveal":[116],"that":[117,130],"true":[119],"potential":[120,228],"because":[128],"now":[129],"hit":[133],"rate":[134],"has":[135],"been":[136],"improved":[137],"increased":[140],"network":[144,161,177],"become":[146],"performance":[148,246,251],"bottleneck.":[149],"GPU":[152],"packets":[153,167],"contend":[154],"each":[156],"other":[157],"for":[158,206,220,248,253],"bandwidth.":[162],"Moreover,":[163],"mixed-criticality":[165],"read/write":[166,194],"add":[170],"another":[171],"layer":[172],"complexity":[174],"resource":[178],"allocation.":[179],"Therefore,":[180],"being":[181],"aware":[182],"disparate":[185],"latency":[186,195],"tolerance":[187],"CPU/GPU":[189],"applications":[190],"asymmetric":[193],"STT-RAM,":[197],"propose":[199],"OSCAR":[200],"Orchestrate":[202],"Caches":[204],"ARchitectures.":[208],"Specifically,":[209],"an":[210,242],"integration":[211],"asynchronous":[213],"batch":[214],"scheduling":[215],"priority":[217],"based":[218,231,263],"allocation":[219],"interconnect":[222],"is":[223],"proposed":[224],"maximize":[226],"LLC.":[232],"Simulation":[233],"results":[234],"28-GPU":[237],"14-CPU":[239],"demonstrate":[241],"average":[243],"17.4%":[245],"improvement":[247,252],"CPUs,":[249],"10.8%":[250],"GPUs,":[254],"28.9%":[256],"energy":[258],"saving":[259],"compared":[260],"design.":[265]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":1}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}