{"id":"https://openalex.org/W3145478948","doi":"https://doi.org/10.1109/micro.2002.1176251","title":"Compiler-directed instruction cache leakage optimization","display_name":"Compiler-directed instruction cache leakage optimization","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W3145478948","doi":"https://doi.org/10.1109/micro.2002.1176251","mag":"3145478948"},"language":"en","primary_location":{"id":"doi:10.1109/micro.2002.1176251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083968040","display_name":"W. Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Zhang","raw_affiliation_strings":["Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078785836","display_name":"Jie Hu","orcid":"https://orcid.org/0000-0002-7598-5153"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.S. Hu","raw_affiliation_strings":["Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025526327","display_name":"V. Degalahal","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Degalahal","raw_affiliation_strings":["Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026474392","display_name":"M. Kandemir","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Kandemir","raw_affiliation_strings":["Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103547260","display_name":"N. Vijaykrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Vijaykrishnan","raw_affiliation_strings":["Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109965170","display_name":"M. Irwin","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.J. Irwin","raw_affiliation_strings":["Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Design Lab., Pennsylvania State Univ., University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Microsystems Design Laboratory, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"208","last_page":"218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8158324956893921},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8117016553878784},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7257066965103149},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.6530342102050781},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5773347616195679},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5013134479522705},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4686296284198761},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4167783558368683},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.41349518299102783},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3128300607204437},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10303527116775513},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08399876952171326}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8158324956893921},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8117016553878784},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7257066965103149},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.6530342102050781},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5773347616195679},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5013134479522705},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4686296284198761},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4167783558368683},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.41349518299102783},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3128300607204437},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10303527116775513},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08399876952171326},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/micro.2002.1176251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/micro.2002.1176251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1949737515","https://openalex.org/W2076469371","https://openalex.org/W2086963054","https://openalex.org/W2098220211","https://openalex.org/W2100097836","https://openalex.org/W2112482891","https://openalex.org/W2114226166","https://openalex.org/W2114621701","https://openalex.org/W2117285153","https://openalex.org/W2131507936","https://openalex.org/W2131550330","https://openalex.org/W2747214356","https://openalex.org/W4248107164","https://openalex.org/W4248310916","https://openalex.org/W4253202538","https://openalex.org/W4253877963","https://openalex.org/W6677504465","https://openalex.org/W6679310810","https://openalex.org/W6743090891"],"related_works":["https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W3146558274","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W4246454774","https://openalex.org/W2162051035","https://openalex.org/W1597127505"],"abstract_inverted_index":{"Excessive":[0],"power":[1,23,41],"consumption":[2],"is":[3,88,96],"widely":[4],"considered":[5],"as":[6,68],"a":[7,35,57,78,82,106,127],"major":[8],"impediment":[9],"to":[10,26,120],"designing":[11],"future":[12],"microprocessors.":[13],"With":[14],"the":[15,22,39,48,53,91,99,102,117,121,137],"continued":[16],"scaling":[17],"down":[18],"of":[19,38],"threshold":[20],"voltages,":[21],"consumed":[24,51],"due":[25],"leaky":[27],"memory":[28],"cells":[29],"in":[30,52,94,109],"on-chip":[31],"caches":[32],"will":[33,123],"constitute":[34],"significant":[36],"portion":[37],"processor's":[40],"budget.":[42],"This":[43],"work":[44],"focuses":[45],"on":[46],"reducing":[47],"leakage":[49,84,111,144],"energy":[50],"instruction":[54,93,122],"cache":[55,79,107],"using":[56],"compiler-directed":[58],"approach.":[59],"We":[60,130],"present":[61],"and":[62,70,142],"analyze":[63],"two":[64],"compiler-based":[65],"strategies":[66,139],"termed":[67],"conservative":[69,73],"optimistic.":[71],"The":[72],"approach":[74,104],"does":[75],"not":[76],"put":[77],"line":[80,108],"into":[81],"low":[83,110],"mode":[85,112],"until":[86],"it":[87,95,114],"certain":[89],"that":[90,116],"current":[92],"dead.":[97],"On":[98],"other":[100],"hand,":[101],"optimistic":[103],"places":[105],"if":[113],"detects":[115],"next":[118],"access":[119],"occur":[124],"only":[125],"after":[126],"long":[128],"gap.":[129],"evaluate":[131],"different":[132],"optimization":[133],"alternatives":[134],"by":[135],"combining":[136],"compiler":[138],"with":[140],"state-preserving":[141],"state-destroying":[143],"control":[145],"mechanisms.":[146]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
