{"id":"https://openalex.org/W2161104365","doi":"https://doi.org/10.1109/mdt.2009.106","title":"A Generic Virtual Bus for Hardware Simulator Composition","display_name":"A Generic Virtual Bus for Hardware Simulator Composition","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2161104365","doi":"https://doi.org/10.1109/mdt.2009.106","mag":"2161104365"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2009.106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2009.106","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050126404","display_name":"Martin R\u00fcckert","orcid":"https://orcid.org/0000-0002-5608-5627"},"institutions":[{"id":"https://openalex.org/I174004417","display_name":"Munich University of Applied Sciences","ror":"https://ror.org/012k1v959","country_code":"DE","type":"education","lineage":["https://openalex.org/I174004417"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Ruckert","raw_affiliation_strings":["Munich University of Applied Sciences, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Munich University of Applied Sciences, Germany","institution_ids":["https://openalex.org/I174004417"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008437760","display_name":"Axel B\u00f6ttcher","orcid":"https://orcid.org/0000-0002-0364-6355"},"institutions":[{"id":"https://openalex.org/I174004417","display_name":"Munich University of Applied Sciences","ror":"https://ror.org/012k1v959","country_code":"DE","type":"education","lineage":["https://openalex.org/I174004417"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Axel Bottcher","raw_affiliation_strings":["Munich University of Applied Sciences, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Munich University of Applied Sciences, Germany","institution_ids":["https://openalex.org/I174004417"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057885533","display_name":"Martin Hauser","orcid":"https://orcid.org/0000-0002-6368-3529"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Martin Hauser","raw_affiliation_strings":["GeNUA, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GeNUA, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1833285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":"5","first_page":"83","last_page":"91"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/motherboard","display_name":"Motherboard","score":0.9420139789581299},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7172633409500122},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6083084344863892},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5766704678535461},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5708215832710266},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5230247378349304},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5226050019264221},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.43816858530044556},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.41825342178344727},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.36507484316825867},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13707607984542847}],"concepts":[{"id":"https://openalex.org/C2777697265","wikidata":"https://www.wikidata.org/wiki/Q4321","display_name":"Motherboard","level":2,"score":0.9420139789581299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7172633409500122},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6083084344863892},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5766704678535461},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5708215832710266},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5230247378349304},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5226050019264221},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.43816858530044556},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.41825342178344727},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.36507484316825867},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13707607984542847},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2009.106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2009.106","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1497252492","https://openalex.org/W1529977394","https://openalex.org/W1566135320","https://openalex.org/W1990661933","https://openalex.org/W2004340162","https://openalex.org/W2097117297","https://openalex.org/W2120635877","https://openalex.org/W2127682217","https://openalex.org/W2143193377","https://openalex.org/W2752853835"],"related_works":["https://openalex.org/W2363208698","https://openalex.org/W1850833514","https://openalex.org/W2363992357","https://openalex.org/W1495126611","https://openalex.org/W2146415825","https://openalex.org/W2357610384","https://openalex.org/W4245480956","https://openalex.org/W1973284070","https://openalex.org/W2186885482","https://openalex.org/W2363407732"],"abstract_inverted_index":{"The":[0,27],"typical":[1],"interface":[2],"between":[3],"hardware":[4,18],"components":[5],"is":[6],"a":[7,13,20,24],"standardized":[8],"bus.":[9],"This":[10],"article":[11],"presents":[12],"virtual":[14,21,25],"counterpart":[15],"for":[16],"simulated":[17,47],"components:":[19],"bus":[22],"on":[23],"motherboard.":[26],"authors":[28],"show":[29],"that":[30],"reuse":[31],"of":[32,46],"standard":[33],"components,":[34],"common":[35],"with":[36],"real":[37],"hardware,":[38,48],"can":[39],"find":[40],"its":[41],"analogy":[42],"in":[43],"the":[44],"domain":[45],"making":[49],"simulators":[50],"less":[51],"expensive":[52],"and":[53],"more":[54],"flexible.":[55]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}