{"id":"https://openalex.org/W2088766584","doi":"https://doi.org/10.1109/mdt.1996.536100","title":"P1149.4 Mixed-Signal Test Bus","display_name":"P1149.4 Mixed-Signal Test Bus","publication_year":1996,"publication_date":"1996-01-01","ids":{"openalex":"https://openalex.org/W2088766584","doi":"https://doi.org/10.1109/mdt.1996.536100","mag":"2088766584"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.1996.536100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.1996.536100","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015104614","display_name":"Adam Cron","orcid":null},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"company","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Cron","raw_affiliation_strings":["Motorola"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Motorola","institution_ids":["https://openalex.org/I1333370159"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5015104614"],"corresponding_institution_ids":["https://openalex.org/I1333370159"],"apc_list":null,"apc_paid":null,"fwci":0.3878,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68272171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":"3","first_page":"98","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5921157598495483},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5180206894874573},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.46516966819763184},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4284431040287018},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4138273596763611},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39192718267440796},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2421574890613556},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18857136368751526},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1426665484905243},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11098867654800415},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11070096492767334},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07203388214111328}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5921157598495483},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5180206894874573},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.46516966819763184},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4284431040287018},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4138273596763611},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39192718267440796},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2421574890613556},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18857136368751526},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1426665484905243},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11098867654800415},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11070096492767334},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07203388214111328},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.1996.536100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.1996.536100","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1836481701","https://openalex.org/W2028504835"],"related_works":["https://openalex.org/W1646128378","https://openalex.org/W2374512474","https://openalex.org/W1950483953","https://openalex.org/W2113725540","https://openalex.org/W2130656936","https://openalex.org/W2159558705","https://openalex.org/W2086413578","https://openalex.org/W2019635822","https://openalex.org/W2359879230","https://openalex.org/W2289607448"],"abstract_inverted_index":{"The":[0,22],"IEEE":[1],"P1149.4":[2],"Mixed-Signal":[3],"Test":[4],"Bus":[5],"Working":[6,23,110,147],"Group":[7,111],"has":[8],"been":[9],"busy":[10],"developing":[11],"a":[12,35,99],"usable":[13],"standard":[14,36,88,126],"addressing":[15],"analog":[16],"testability":[17],"issues":[18],"for":[19,153],"mixed-signal":[20,37,57,62],"technologies.":[21],"Group's":[24],"charter":[25],"is":[26,127],"to":[27,50,60,68,106,108],"define,":[28],"document,":[29],"and":[30,47,54,59,75,102,134,137],"promote":[31],"the":[32,45,52,83,86,93,104,109,123,130,135,146],"use":[33],"of":[34,56,120,132],"test":[38,70,77,100],"bus":[39],"that":[40],"can":[41,95],"be":[42,96],"used":[43,97],"at":[44],"device":[46],"assembly":[48],"levels":[49],"improve":[51,76],"controllability":[53],"observability":[55],"designs":[58],"support":[61],"built-in":[63],"self-test":[64],"structures":[65],"in":[66,98,129],"order":[67],"reduce":[69],"development":[71],"time,":[72],"testing":[73],"costs,":[74],"quality.This":[78],"short":[79],"article":[80],"will":[81],"update":[82],"reader":[84,105],"with":[85,112],"current":[87,118],"architecture":[89,94],"proposal,":[90],"explain":[91],"how":[92],"scenario,":[101],"challenge":[103],"respond":[107],"solutions":[113],"or":[114,155],"observations":[115],"concerning":[116],"some":[117],"topics":[119],"debate":[121],"within":[122],"group.":[124],"This":[125],"still":[128,151],"stages":[131],"finalization,":[133],"ideas":[136],"constructs":[138],"presented":[139],"here":[140],"are":[141],"proposals":[142],"generally":[143],"accepted":[144],"by":[145],"Group,":[148],"but":[149],"may":[150],"change":[152],"technical":[154],"other":[156],"reasons.":[157]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}