{"id":"https://openalex.org/W7117753611","doi":"https://doi.org/10.1109/mcsoc67473.2025.00030","title":"Hybrid Interconnect and Intermediate Memory-Based 2.5D NoC Architecture for High Performance Computing Applications","display_name":"Hybrid Interconnect and Intermediate Memory-Based 2.5D NoC Architecture for High Performance Computing Applications","publication_year":2025,"publication_date":"2025-12-15","ids":{"openalex":"https://openalex.org/W7117753611","doi":"https://doi.org/10.1109/mcsoc67473.2025.00030"},"language":null,"primary_location":{"id":"doi:10.1109/mcsoc67473.2025.00030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mcsoc67473.2025.00030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 18th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120380101","display_name":"Lashmi Kondoth","orcid":"https://orcid.org/0009-0003-6911-169X"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Lashmi Kondoth","raw_affiliation_strings":["Macquarie University,Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,Australia","institution_ids":["https://openalex.org/I99043593"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071725289","display_name":"Rajan Shankaran","orcid":"https://orcid.org/0000-0002-9248-4158"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Rajan Shankaran","raw_affiliation_strings":["Macquarie University,Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,Australia","institution_ids":["https://openalex.org/I99043593"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080744092","display_name":"Quan Z. Sheng","orcid":"https://orcid.org/0000-0002-3326-4147"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Quan Z. Sheng","raw_affiliation_strings":["Macquarie University,Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,Australia","institution_ids":["https://openalex.org/I99043593"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069802566","display_name":"Endrowednes Kuantama","orcid":"https://orcid.org/0000-0002-1615-7243"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Endrowednes Kuantama","raw_affiliation_strings":["Macquarie University,Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,Australia","institution_ids":["https://openalex.org/I99043593"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99043593"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.55133348,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.8733999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.8733999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.07639999687671661,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.005499999970197678,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7764999866485596},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7400000095367432},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5004000067710876},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46639999747276306},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41100001335144043},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.38530001044273376},{"id":"https://openalex.org/keywords/electrical-efficiency","display_name":"Electrical efficiency","score":0.3749000132083893}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7764999866485596},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7400000095367432},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6970000267028809},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5943999886512756},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5004000067710876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4975000023841858},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46639999747276306},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41100001335144043},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.38530001044273376},{"id":"https://openalex.org/C118993495","wikidata":"https://www.wikidata.org/wiki/Q5042828","display_name":"Electrical efficiency","level":3,"score":0.3749000132083893},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3725000023841858},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.367000013589859},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.34360000491142273},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3294999897480011},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3012999892234802},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.2921000123023987},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2881999909877777},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.25589999556541443},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.25200000405311584}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mcsoc67473.2025.00030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mcsoc67473.2025.00030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 18th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6788839101791382,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1985818188","https://openalex.org/W2034822545","https://openalex.org/W2147657366","https://openalex.org/W2234584938","https://openalex.org/W2592263880","https://openalex.org/W2908349016","https://openalex.org/W2945577986","https://openalex.org/W3006586535","https://openalex.org/W3092226368","https://openalex.org/W3208720412","https://openalex.org/W4244395536","https://openalex.org/W4280644295","https://openalex.org/W4323831452","https://openalex.org/W4386264066"],"related_works":[],"abstract_inverted_index":{"The":[0],"increasing":[1],"demand":[2],"for":[3,64,120],"high-performance":[4],"computing":[5],"(HPC)":[6],"necessitates":[7],"architectures":[8],"that":[9,99],"efficiently":[10],"manage":[11],"data-intensive":[12],"workloads":[13],"while":[14],"optimizing":[15],"memory":[16,85],"access":[17],"and":[18,29,34,47,61,78,93,107,118],"communication":[19],"overhead.":[20],"Applications":[21],"such":[22],"as":[23],"scientific":[24],"simulations,":[25],"deep":[26],"neural":[27],"networks":[28],"multimedia":[30],"processing":[31],"require":[32],"scalable":[33],"high-bandwidth":[35],"interconnect":[36,71],"solutions":[37],"to":[38,57,87,113],"sustain":[39],"performance.":[40],"This":[41],"paper":[42],"introduces":[43],"HIIM-NoC":[44,100],"(Hybrid":[45],"Interconnect":[46],"Intermediate":[48],"Memory-Based":[49],"Network-on-Chip),":[50],"an":[51],"improved":[52],"2.5D":[53],"NoC":[54],"architecture":[55],"designed":[56],"enhance":[58],"latency,":[59],"bandwidth,":[60],"power":[62,103],"efficiency":[63,119],"HPC":[65,122],"applications.":[66],"HIIMNoC":[67],"employs":[68],"a":[69],"hybrid":[70],"topology,":[72],"combining":[73],"double":[74],"butterfly,":[75],"folded":[76],"torus,":[77],"mesh":[79],"architectures,":[80],"alongside":[81],"strategically":[82],"placed":[83],"intermediate":[84],"modules,":[86],"facilitate":[88],"efficient":[89],"on-chip":[90],"data":[91],"movement":[92],"workload":[94],"distribution.":[95],"Experimental":[96],"evaluations":[97],"show":[98],"reduces":[101],"dynamic":[102],"consumption":[104],"by":[105,111],"7.85%":[106],"improves":[108],"runtime":[109],"performance":[110],"up":[112],"19%,":[114],"demonstrating":[115],"its":[116],"scalability":[117],"nextgeneration":[121],"workloads.":[123]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-12-31T00:00:00"}