{"id":"https://openalex.org/W1943785449","doi":"https://doi.org/10.1109/mc.1982.1654052","title":"Off Line, Built-in Test Techniques for VLSI Circuits","display_name":"Off Line, Built-in Test Techniques for VLSI Circuits","publication_year":1982,"publication_date":"1982-06-01","ids":{"openalex":"https://openalex.org/W1943785449","doi":"https://doi.org/10.1109/mc.1982.1654052","mag":"1943785449"},"language":"en","primary_location":{"id":"doi:10.1109/mc.1982.1654052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1982.1654052","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097609381","display_name":"Buehler","orcid":null},"institutions":[{"id":"https://openalex.org/I1334627681","display_name":"Jet Propulsion Laboratory","ror":"https://ror.org/027k65916","country_code":"US","type":"facility","lineage":["https://openalex.org/I122411786","https://openalex.org/I1334627681","https://openalex.org/I4210124779"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Buehler","raw_affiliation_strings":["Jet Propulsion Laboratory, California Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Jet Propulsion Laboratory, California Institute of Technology, USA","institution_ids":["https://openalex.org/I1334627681"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109420215","display_name":"Sievers","orcid":null},"institutions":[{"id":"https://openalex.org/I1334627681","display_name":"Jet Propulsion Laboratory","ror":"https://ror.org/027k65916","country_code":"US","type":"facility","lineage":["https://openalex.org/I122411786","https://openalex.org/I1334627681","https://openalex.org/I4210124779"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sievers","raw_affiliation_strings":["Jet Propulsion Laboratory, California Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Jet Propulsion Laboratory, California Institute of Technology, USA","institution_ids":["https://openalex.org/I1334627681"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5097609381"],"corresponding_institution_ids":["https://openalex.org/I1334627681"],"apc_list":null,"apc_paid":null,"fwci":2.6807,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.88661202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"15","issue":"6","first_page":"69","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7442059516906738},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6805421710014343},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.667479395866394},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5966206789016724},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.5605548024177551},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5130902528762817},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47985929250717163},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42413803935050964},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32653898000717163},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2528120279312134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24281388521194458},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.13874074816703796},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1358327567577362}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7442059516906738},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6805421710014343},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.667479395866394},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5966206789016724},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.5605548024177551},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5130902528762817},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47985929250717163},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42413803935050964},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32653898000717163},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2528120279312134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24281388521194458},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.13874074816703796},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1358327567577362},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mc.1982.1654052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1982.1654052","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.44999998807907104}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306101","display_name":"National Aeronautics and Space Administration","ror":"https://ror.org/027ka1x80"},{"id":"https://openalex.org/F4320332375","display_name":"Jet Propulsion Laboratory","ror":"https://ror.org/027k65916"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W327215","https://openalex.org/W1571389341","https://openalex.org/W1967265369","https://openalex.org/W1979092306","https://openalex.org/W1982001545","https://openalex.org/W2004197874","https://openalex.org/W2004437077","https://openalex.org/W2014875094","https://openalex.org/W2054501031","https://openalex.org/W2066794318","https://openalex.org/W2066974842","https://openalex.org/W2068693260","https://openalex.org/W2082758488","https://openalex.org/W2093104818","https://openalex.org/W2126478772","https://openalex.org/W2140824755","https://openalex.org/W2159391656","https://openalex.org/W2174635824","https://openalex.org/W3177741216","https://openalex.org/W4236231374","https://openalex.org/W4236509392","https://openalex.org/W4240484939","https://openalex.org/W4253405466","https://openalex.org/W6794063677"],"related_works":["https://openalex.org/W2015155483","https://openalex.org/W2149827500","https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2142405811","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W1594445436","https://openalex.org/W2128920253"],"abstract_inverted_index":{"It":[0,48],"is":[1,49,99],"shown":[2],"that":[3,51],"the":[4,11,19,76,88,91],"use":[5],"of":[6,13,90],"redundant":[7],"on-chip":[8],"circuitry":[9],"improves":[10],"testability":[12],"an":[14],"entire":[15],"VLSI":[16],"circuit.":[17],"In":[18],"study":[20],"described":[21],"here,":[22],"five":[23],"techniques":[24,35],"applied":[25],"to":[26],"a":[27,95],"two-bit":[28],"ripple":[29],"carry":[30],"adder":[31],"are":[32,37],"compared.":[33],"The":[34],"considered":[36],"self-oscillation,":[38],"self-comparison,":[39],"partition,":[40],"scan":[41],"path,":[42],"and":[43,56,78],"built-in":[44],"logic":[45],"block":[46],"observer.":[47],"noted":[50],"both":[52],"classical":[53],"stuck-at":[54,96],"faults":[55,62,66,81],"nonclassical":[57],"faults,":[58],"such":[59],"as":[60],"bridging":[61],"(shorts),":[63],"stuck-on":[64],"x":[65,68],"where":[67],"may":[69],"be":[70],"0,":[71],"1,":[72],"or":[73],"vary":[74],"between":[75],"two,":[77],"parasitic":[79],"flip-flop":[80],"occur":[82],"in":[83],"IC":[84],"structures.":[85],"To":[86],"simplify":[87],"analysis":[89],"testing":[92],"techniques,":[93],"however,":[94],"fault":[97],"model":[98],"assumed.":[100]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}