{"id":"https://openalex.org/W2921148081","doi":"https://doi.org/10.1109/lascas.2019.8667537","title":"Post-Silicon Debugging Platform with Bus Monitoring Capability to Perform Behavioral and Performance Analyses","display_name":"Post-Silicon Debugging Platform with Bus Monitoring Capability to Perform Behavioral and Performance Analyses","publication_year":2019,"publication_date":"2019-02-01","ids":{"openalex":"https://openalex.org/W2921148081","doi":"https://doi.org/10.1109/lascas.2019.8667537","mag":"2921148081"},"language":"en","primary_location":{"id":"doi:10.1109/lascas.2019.8667537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2019.8667537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083795735","display_name":"Wilmer Ramirez","orcid":null},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Wilmer Ramirez","raw_affiliation_strings":["Integrated Systems Research Group OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070510631","display_name":"Elkim Roa","orcid":"https://orcid.org/0000-0003-0290-7493"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Elkim Roa","raw_affiliation_strings":["Integrated Systems Research Group OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I115684694"],"apc_list":null,"apc_paid":null,"fwci":0.4935,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59004559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"34","issue":null,"first_page":"81","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9185879230499268},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7479138374328613},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7340905070304871},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.5371267199516296},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5258146524429321},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4424746334552765},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4332120716571808},{"id":"https://openalex.org/keywords/can-bus","display_name":"CAN bus","score":0.42529892921447754},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4249434769153595},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.42395007610321045},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.287699818611145},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2835184633731842}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9185879230499268},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7479138374328613},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7340905070304871},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.5371267199516296},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5258146524429321},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4424746334552765},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4332120716571808},{"id":"https://openalex.org/C201762086","wikidata":"https://www.wikidata.org/wiki/Q728183","display_name":"CAN bus","level":2,"score":0.42529892921447754},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4249434769153595},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.42395007610321045},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.287699818611145},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2835184633731842}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/lascas.2019.8667537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lascas.2019.8667537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1991220937","https://openalex.org/W2068239131","https://openalex.org/W2134518125","https://openalex.org/W2146970120","https://openalex.org/W2158916100","https://openalex.org/W4231486519","https://openalex.org/W4251579334"],"related_works":["https://openalex.org/W2379880603","https://openalex.org/W2559881466","https://openalex.org/W2614336368","https://openalex.org/W2354086613","https://openalex.org/W2072822197","https://openalex.org/W2388085031","https://openalex.org/W2241256031","https://openalex.org/W2367900275","https://openalex.org/W2371647501","https://openalex.org/W2373349544"],"abstract_inverted_index":{"Post-silicon":[0],"debugging":[1,29,100],"systems":[2],"must":[3],"offer":[4],"run-control":[5],"capability":[6],"and":[7,17,27,45,57,87,116],"visibility":[8],"on":[9],"complex":[10],"SoC":[11,109],"in":[12,96],"order":[13],"to":[14,93],"detect/analyze":[15],"errors":[16],"find":[18],"possible":[19],"design":[20],"enhancements.":[21],"This":[22],"paper":[23],"presents":[24],"a":[25,39,46,70,108,111],"scalable":[26],"reusable":[28],"platform":[30,35,101],"for":[31],"post-silicon":[32],"validation.":[33],"The":[34,99],"is":[36],"composed":[37],"of":[38,66,73,107],"debug":[40],"module":[41],"with":[42,110],"JTAG":[43],"communication":[44],"bus":[47,55],"monitor.":[48],"Relevant":[49],"features":[50],"are":[51],"core":[52,115],"control,":[53],"system":[54],"operation,":[56],"non-intrusive":[58],"monitoring.":[59],"A":[60],"flexible":[61],"filtering":[62],"allows":[63],"selecting":[64],"transfers":[65],"interest":[67],"or":[68],"performing":[69],"general":[71],"monitoring":[72],"the":[74,97],"SoC.":[75],"Captured":[76],"data":[77],"can":[78],"be":[79],"analyzed":[80],"by":[81],"performance":[82],"counters":[83],"that":[84],"check":[85],"executed":[86],"finished":[88],"transfers,":[89],"calculating":[90],"their":[91],"latency":[92],"detect":[94],"deadlocks":[95],"system.":[98],"has":[102],"been":[103],"implemented":[104],"as":[105],"part":[106],"32-bit":[112],"RISC-V":[113],"based":[114],"multiple":[117],"peripherals.":[118]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}