{"id":"https://openalex.org/W2141107443","doi":"https://doi.org/10.1109/jssc.2008.2001870","title":"A 4\u20136.4 GHz LC PLL With Adaptive Bandwidth Control for a Forwarded Clock Link","display_name":"A 4\u20136.4 GHz LC PLL With Adaptive Bandwidth Control for a Forwarded Clock Link","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2141107443","doi":"https://doi.org/10.1109/jssc.2008.2001870","mag":"2141107443"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2008.2001870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2008.2001870","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089867897","display_name":"Anand Raghavendra Rao","orcid":"https://orcid.org/0000-0003-1226-2481"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anand Rao","raw_affiliation_strings":["National Semiconductor Corporation, Santa Clara, CA, USA","Intel Corporation, Hillsboro, OR#TAB#"],"affiliations":[{"raw_affiliation_string":"National Semiconductor Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023868270","display_name":"Makram Mansour","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Makram Mansour","raw_affiliation_strings":["Intel Corporation, Chandler, AZ, USA","Intel Corp., Chandler, AZ USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Chandler, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Chandler, AZ USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043658452","display_name":"Guneet Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guneet Singh","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034700913","display_name":"Chee-How Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chee-How Lim","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050423483","display_name":"Rizwan Ahmed","orcid":"https://orcid.org/0000-0002-4795-6195"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rizwan Ahmed","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104103550","display_name":"David R Johnson","orcid":"https://orcid.org/0000-0002-5291-4969"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David R. Johnson","raw_affiliation_strings":["Intel Corporation, Chandler, AZ, USA","Intel Corp., Chandler, AZ USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Chandler, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Chandler, AZ USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5089867897"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":1.6647,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.85102018,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"43","issue":"9","first_page":"2099","last_page":"2108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8438312411308289},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7596455812454224},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7258462309837341},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5624353885650635},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.559830367565155},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5027685165405273},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4928891658782959},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48597845435142517},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48324593901634216},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.45682457089424133},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4335760176181793},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4058612585067749},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37793657183647156},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3301931619644165},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21992775797843933},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21274033188819885}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8438312411308289},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7596455812454224},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7258462309837341},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5624353885650635},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.559830367565155},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5027685165405273},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4928891658782959},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48597845435142517},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48324593901634216},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.45682457089424133},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4335760176181793},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4058612585067749},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37793657183647156},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3301931619644165},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21992775797843933},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21274033188819885},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2008.2001870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2008.2001870","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.800000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1488179036","https://openalex.org/W1488981859","https://openalex.org/W1963721450","https://openalex.org/W1998253193","https://openalex.org/W2001433147","https://openalex.org/W2064167166","https://openalex.org/W2072761469","https://openalex.org/W2083256098","https://openalex.org/W2085307869","https://openalex.org/W2100640677","https://openalex.org/W2110483082","https://openalex.org/W2115434507","https://openalex.org/W2119123494","https://openalex.org/W2132914205","https://openalex.org/W2143916558","https://openalex.org/W2160443694","https://openalex.org/W2162364499","https://openalex.org/W2167280346","https://openalex.org/W2788919636","https://openalex.org/W3146209086","https://openalex.org/W6683861612"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W2139484866","https://openalex.org/W2089131288","https://openalex.org/W2188779191","https://openalex.org/W3064661991","https://openalex.org/W1486070987","https://openalex.org/W1600405202","https://openalex.org/W2976219355"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"A":[3],"wide":[4],"range":[5,37,98],"differentially":[6],"tuned":[7],"LC":[8],"PLL":[9,55],"using":[10,39],"dual":[11],"switched":[12],"capacitor":[13],"VCOs":[14,94],"was":[15],"designed":[16],"in":[17],"a":[18,25,66,96],"65":[19],"nm":[20],"standard":[21],"CMOS":[22],"process":[23],"for":[24,129],"forwarded":[26,110],"clock":[27,62,111],"link.":[28],"Bandwidth":[29],"and":[30,47,102],"stability":[31],"were":[32],"maintained":[33],"across":[34],"the":[35,76,81,84,90,109,120],"operating":[36],"by":[38,71],"open-loop":[40],"Auto":[41],"Frequency":[42],"Calibration":[43],"(AFC)":[44],"tuning":[45],"techniques":[46],"an":[48],"adaptively":[49],"biased":[50],"bit-sliced":[51],"charge":[52],"pump.":[53],"The":[54,93,105],"is":[56,115,135],"capable":[57],"of":[58,80,99,108],"supporting":[59],"spread":[60],"spectrum":[61],"(SSC)":[63],"modulation":[64],"with":[65],"low":[67],"peak":[68],"VCO":[69],"gain":[70,78],"limiting":[72],"its":[73],"operation":[74],"to":[75],"high":[77],"region":[79],"varactors":[82],"where":[83],"capacitance":[85],"versus":[86],"voltage":[87],"curves":[88],"exhibit":[89],"greatest":[91],"linearity.":[92],"support":[95],"frequency":[97],"4.0\u20134.8":[100],"GHz":[101],"5.87\u20136.4":[103],"GHz.":[104],"2-UI":[106],"jitter":[107,128],"at":[112],"6.4":[113],"Gb/s":[114],"0.9":[116],"ps":[117,137],"RMS":[118],"while":[119],"long":[121],"term":[122],"acumulated":[123],"<formula":[124,131],"formulatype=\"inline\">":[125,132],"<tex":[126,133],"Notation=\"TeX\">$N$</tex></formula>-UI":[127],"large":[130],"Notation=\"TeX\">$N$</tex></formula>":[134],"2.1":[136],"RMS.":[138],"</para>":[139]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}