{"id":"https://openalex.org/W2166481560","doi":"https://doi.org/10.1109/jssc.2003.821776","title":"Full-Chip Subthreshold Leakage Power Prediction and Reduction Techniques for Sub-0.18-<tex>$mu$</tex>m CMOS","display_name":"Full-Chip Subthreshold Leakage Power Prediction and Reduction Techniques for Sub-0.18-<tex>$mu$</tex>m CMOS","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2166481560","doi":"https://doi.org/10.1109/jssc.2003.821776","mag":"2166481560"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2003.821776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2003.821776","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091080461","display_name":"S. Narendra","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Narendra","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. De","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112875487","display_name":"Shekhar Borkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Borkar","raw_affiliation_strings":["Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056314310","display_name":"D.A. Antoniadis","orcid":"https://orcid.org/0000-0002-4836-6525"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.A. Antoniadis","raw_affiliation_strings":["Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084128470","display_name":"Anantha P. Chandrakasan","orcid":"https://orcid.org/0000-0002-5977-2748"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.P. Chandrakasan","raw_affiliation_strings":["Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":15.5199,"has_fulltext":false,"cited_by_count":156,"citation_normalized_percentile":{"value":0.99350432,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"39","issue":"3","first_page":"501","last_page":"510"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.936402440071106},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8443650007247925},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6944249272346497},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6907392144203186},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.6161622405052185},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5410394072532654},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5378448367118835},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4800325930118561},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.44769585132598877},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.40415143966674805},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.33806025981903076},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08668377995491028}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.936402440071106},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8443650007247925},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6944249272346497},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6907392144203186},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.6161622405052185},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5410394072532654},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5378448367118835},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4800325930118561},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.44769585132598877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.40415143966674805},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.33806025981903076},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08668377995491028},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2003.821776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2003.821776","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1486063756","https://openalex.org/W1487069997","https://openalex.org/W1493110398","https://openalex.org/W1508419963","https://openalex.org/W1527137186","https://openalex.org/W1633471522","https://openalex.org/W1661368752","https://openalex.org/W1892460909","https://openalex.org/W1949737515","https://openalex.org/W1970512253","https://openalex.org/W1978783955","https://openalex.org/W1990333166","https://openalex.org/W2075059680","https://openalex.org/W2083626899","https://openalex.org/W2098194061","https://openalex.org/W2125241400","https://openalex.org/W2126700722","https://openalex.org/W2165788555","https://openalex.org/W2166243422","https://openalex.org/W2298000651","https://openalex.org/W2533057059","https://openalex.org/W2536868041","https://openalex.org/W2538378877","https://openalex.org/W2565095601","https://openalex.org/W4251240676","https://openalex.org/W4253620068","https://openalex.org/W4253744987"],"related_works":["https://openalex.org/W2806295079","https://openalex.org/W3100668214","https://openalex.org/W2009852498","https://openalex.org/W3004587385","https://openalex.org/W1991521745","https://openalex.org/W2109147260","https://openalex.org/W2786811717","https://openalex.org/W4220771873","https://openalex.org/W2924345281","https://openalex.org/W2069364674"],"abstract_inverted_index":{"The":[0],"driving":[1],"force":[2],"for":[3,196,220],"the":[4,10,73,95,128,132,137,145,164,174,205,209],"semiconductor":[5],"industry":[6],"growth":[7],"has":[8],"been":[9],"elegant":[11],"scaling":[12,44,165],"nature":[13,166],"of":[14,72,91,98,119,131,140,147,167,173,204,211],"CMOS":[15,19,78,125],"technology.":[16],"In":[17,94,136],"future":[18,77],"technology":[20,53],"generations,":[21],"supply":[22,47],"and":[23,39,48,54,86,171,183],"threshold":[24,49,59,114,193,213],"voltages":[25,50],"will":[26],"have":[27],"to":[28,31,67,84,150,162,200,208],"continually":[29],"scale":[30],"sustain":[32],"performance":[33],"increase,":[34],"control":[35],"switching":[36],"power":[37,64,75,90,106,155],"dissipation,":[38],"maintain":[40],"reliability.":[41],"These":[42],"continual":[43],"requirements":[45],"on":[46],"pose":[51],"several":[52],"circuit":[55],"design":[56],"challenges.":[57],"With":[58],"voltage":[60,115,194,214],"scaling,":[61],"subthreshold":[62,88,104,153,221],"leakage":[63,89,105,154,222],"is":[65,134,224],"expected":[66],"become":[68],"a":[69,103],"significant":[70],"portion":[71],"total":[74],"in":[76,122,180,192],"systems.":[79,93],"Therefore,":[80],"it":[81],"becomes":[82],"crucial":[83],"predict":[85,163],"reduce":[87,151],"such":[92],"first":[96],"part":[97,139],"this":[99,141,168],"paper,":[100,142],"we":[101,143],"present":[102,144],"prediction":[107],"model":[108,133,161,175],"that":[109,127],"takes":[110],"into":[111],"account":[112],"within-die":[113],"variation.":[116],"Statistical":[117],"measurements":[118,179],"32-bit":[120],"microprocessors":[121],"0.18-/spl":[123,181],"mu/m":[124,182,185],"confirm":[126],"mean":[129],"error":[130],"4%.":[135],"second":[138],"use":[146,210],"stacked":[148,197],"devices":[149,198,219],"system":[152,158],"without":[156],"reducing":[157],"performance.":[159],"A":[160],"stack":[169,206],"effect":[170,207],"verification":[172],"through":[176],"statistical":[177],"device":[178],"0.13-/spl":[184],"are":[186],"presented.":[187],"Measurements":[188],"also":[189,225],"demonstrate":[190],"reduction":[191,223],"variation":[195],"compared":[199],"nonstack":[201],"devices.":[202],"Comparison":[203],"high":[212],"or":[215],"longer":[216],"channel":[217],"length":[218],"discussed.":[226]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":9}],"updated_date":"2026-07-18T07:39:51.176621","created_date":"2025-10-10T00:00:00"}