{"id":"https://openalex.org/W2081089490","doi":"https://doi.org/10.1109/jssc.2003.818569","title":"An 8-Gb/s simultaneous bidirectional link with on-die waveform capture","display_name":"An 8-Gb/s simultaneous bidirectional link with on-die waveform capture","publication_year":2003,"publication_date":"2003-12-01","ids":{"openalex":"https://openalex.org/W2081089490","doi":"https://doi.org/10.1109/jssc.2003.818569","mag":"2081089490"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2003.818569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2003.818569","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089280659","display_name":"Bryan Casper","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Casper","raw_affiliation_strings":["Circuits Research, INTEL, Research Laboratory, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits Research, INTEL, Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108931091","display_name":"A. Martin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Martin","raw_affiliation_strings":["Circuits Research, INTEL, Research Laboratory, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits Research, INTEL, Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090419770","display_name":"James Jaussi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.E. Jaussi","raw_affiliation_strings":["Circuits Research, INTEL, Research Laboratory, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits Research, INTEL, Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113667870","display_name":"James J. Kennedy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Kennedy","raw_affiliation_strings":["Circuits Research, INTEL, Research Laboratory, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits Research, INTEL, Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049783709","display_name":"Randy Mooney","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Mooney","raw_affiliation_strings":["Circuits Research, INTEL, Research Laboratory, Hillsboro, OR, USA","[Intel Labs, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuits Research, INTEL, Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Labs, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.0225,"has_fulltext":false,"cited_by_count":97,"citation_normalized_percentile":{"value":0.96472695,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"38","issue":"12","first_page":"2111","last_page":"2120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8137433528900146},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7822993397712708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.608154833316803},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.5578979849815369},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5345346927642822},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5216529965400696},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45746713876724243},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4489285349845886},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21351712942123413},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14668381214141846}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8137433528900146},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7822993397712708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.608154833316803},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5578979849815369},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5345346927642822},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5216529965400696},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45746713876724243},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4489285349845886},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21351712942123413},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14668381214141846},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2003.818569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2003.818569","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1480746222","https://openalex.org/W1579412944","https://openalex.org/W1587699768","https://openalex.org/W2098640075","https://openalex.org/W2099571807","https://openalex.org/W2110796985","https://openalex.org/W2124390946","https://openalex.org/W2138355500","https://openalex.org/W2145488467","https://openalex.org/W2165629719"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2312765141","https://openalex.org/W4360897432"],"abstract_inverted_index":{"A":[0],"full-duplex":[1],"transceiver":[2,15,75],"capable":[3],"of":[4,59,86,93],"8-Gb/s":[5],"data":[6],"rates":[7],"is":[8,54],"implemented":[9],"in":[10],"0.18-\u03bcm":[11],"CMOS.":[12],"This":[13,52],"equalized":[14],"has":[16],"been":[17,71],"optimized":[18],"for":[19,32],"small":[20],"area":[21],"(329":[22],"\u03bcm":[23],"\u00d7":[24],"395":[25],"\u03bcm)":[26],"and":[27,38,46,50,64,80,96,112],"low":[28],"power":[29],"(158":[30],"mW)":[31],"point-to-point":[33],"parallel":[34],"links.":[35],"Source-synchronous":[36],"clocking":[37],"per-pin":[39],"skew":[40],"compensation":[41],"eliminate":[42],"coding":[43],"bandwidth":[44],"overhead":[45],"reduce":[47],"latency,":[48],"jitter,":[49],"complexity.":[51],"link":[53],"self-configuring":[55],"through":[56],"the":[57,74,84],"use":[58,85],"automatic":[60],"comparator":[61],"offset":[62],"trim":[63],"adaptive":[65],"deskew.":[66],"Comprehensive":[67],"diagnostic":[68],"capabilities":[69,100],"have":[70],"integrated":[72],"into":[73],"to":[76],"provide":[77],"link,":[78],"interconnect,":[79],"circuit":[81],"characterization":[82],"without":[83],"external":[87],"test":[88],"equipment.":[89],"With":[90],"a":[91],"resolution":[92],"4":[94],"mV":[95],"9":[97],"ps,":[98],"these":[99],"enable":[101],"on-die":[102],"eye":[103],"diagram":[104],"generation,":[105],"equivalent":[106],"time":[107],"waveform":[108],"capture,":[109],"noise":[110],"characterization,":[111],"jitter":[113],"distribution":[114],"measurements.":[115]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}