{"id":"https://openalex.org/W1588426157","doi":"https://doi.org/10.1109/jssc.2003.818293","title":"A 1.5-GHz 130-nm Itanium 2 processor with 6-MB on-die L3 cache","display_name":"A 1.5-GHz 130-nm Itanium 2 processor with 6-MB on-die L3 cache","publication_year":2003,"publication_date":"2003-10-31","ids":{"openalex":"https://openalex.org/W1588426157","doi":"https://doi.org/10.1109/jssc.2003.818293","mag":"1588426157"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2003.818293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2003.818293","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037919423","display_name":"Stefan Rusu","orcid":"https://orcid.org/0000-0002-3322-9173"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Rusu","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012306013","display_name":"Jason Stinson","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Stinson","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036660816","display_name":"Simon Tam","orcid":"https://orcid.org/0000-0003-3918-7100"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Tam","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076110456","display_name":"J. Leung","orcid":"https://orcid.org/0000-0001-5363-6609"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Leung","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032763051","display_name":"H. Muljono","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Muljono","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007049726","display_name":"B.S. Cherkauer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Cherkauer","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5037919423"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":4.1729,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.93797546,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"38","issue":"11","first_page":"1887","last_page":"1895"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6169725656509399},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4491177499294281},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43484002351760864},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.42092499136924744},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4032813310623169},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.39366042613983154},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36497801542282104},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3626124858856201},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33125388622283936},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.13268816471099854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6169725656509399},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4491177499294281},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43484002351760864},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.42092499136924744},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4032813310623169},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.39366042613983154},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36497801542282104},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3626124858856201},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33125388622283936},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.13268816471099854},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2003.818293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2003.818293","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.49000000953674316,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310246","display_name":"University of Rochester","ror":"https://ror.org/022kthw22"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1484942048","https://openalex.org/W1522269972","https://openalex.org/W1994777880","https://openalex.org/W2066013911","https://openalex.org/W2125117969","https://openalex.org/W2151824694","https://openalex.org/W2171662132","https://openalex.org/W2173972090","https://openalex.org/W2532895182","https://openalex.org/W2535384862","https://openalex.org/W4235473291","https://openalex.org/W4255469943","https://openalex.org/W6728375410"],"related_works":["https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2081416538","https://openalex.org/W2061075966","https://openalex.org/W2132842408","https://openalex.org/W2109715593","https://openalex.org/W2954442117","https://openalex.org/W2404820046"],"abstract_inverted_index":{"This":[0,64],"130-nm":[1],"Itanium":[2],"2":[3],"processor":[4,49],"implements":[5],"the":[6,74,97,111,115],"explicitly":[7],"parallel":[8],"instruction":[9],"computing":[10],"(EPIC)":[11],"architecture":[12],"and":[13,32,45,57,69,77,85,99,135],"features":[14],"an":[15,94],"on-die":[16],"6-MB":[17],"24-way":[18],"set-associative":[19],"level-3":[20],"cache.":[21],"The":[22,48,102,125],"374-mm":[23],"<sup":[24],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[25],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[26],"die":[27],"contains":[28],"410":[29],"M":[30],"transistors":[31],"is":[33],"implemented":[34],"in":[35],"a":[36,59,130,142],"dual-V/sub":[37],"t/":[38],"process":[39],"with":[40],"six":[41],"Cu":[42],"interconnect":[43],"layers":[44],"FSG":[46],"dielectric.":[47],"runs":[50],"at":[51,54],"1.5":[52],"GHz":[53],"1.3":[55],"V":[56],"dissipates":[58],"maximum":[60],"of":[61,96,132],"130":[62],"W.":[63],"paper":[65],"reviews":[66],"circuit":[67,106],"design":[68,81,86,98],"package":[70],"details,":[71],"power":[72],"delivery,":[73],"reliability,":[75],"availability,":[76],"serviceability":[78],"(RAS)":[79],"features,":[80,90],"for":[82,87],"test":[83],"(DFT),":[84],"manufacturability":[88],"(DFM)":[89],"as":[91,93],"well":[92],"overview":[95],"verification":[100],"methodology.":[101],"fuse-based":[103],"clock":[104],"deskew":[105],"achieves":[107],"24-ps":[108],"skew":[109,117],"across":[110],"entire":[112],"die,":[113],"while":[114],"scan-based":[116],"control":[118],"further":[119],"reduces":[120],"it":[121],"to":[122,138],"7":[123],"ps.":[124],"128-bit":[126],"front-side":[127],"bus":[128],"has":[129],"bandwidth":[131],"6.4":[133],"GB/s":[134],"supports":[136],"up":[137],"four":[139],"processors":[140],"on":[141],"single":[143],"bus.":[144]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}