{"id":"https://openalex.org/W2143584115","doi":"https://doi.org/10.1109/iwsoc.2003.1213057","title":"A new class of computational RAM architectures for real-time MPEG-4 applications","display_name":"A new class of computational RAM architectures for real-time MPEG-4 applications","publication_year":2004,"publication_date":"2004-04-23","ids":{"openalex":"https://openalex.org/W2143584115","doi":"https://doi.org/10.1109/iwsoc.2003.1213057","mag":"2143584115"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1213057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036321926","display_name":"Mohammed S. Sayed","orcid":"https://orcid.org/0000-0002-5514-6790"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Sayed","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","Dept. of Electr. & Comput. Eng., Univ. of Calgary, Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Calgary, Alta., Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004601413","display_name":"Wael Badawy","orcid":"https://orcid.org/0000-0003-0251-9124"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"W. Badawy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","Dept. of Electr. & Comput. Eng., Univ. of Calgary, Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Calgary, Alta., Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I168635309"],"apc_list":null,"apc_paid":null,"fwci":0.5188,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60171349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"328","last_page":"332"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7815861701965332},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6698586940765381},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6306004524230957},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.595460832118988},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47720012068748474},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46931004524230957},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4482637643814087},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4364883303642273},{"id":"https://openalex.org/keywords/mpeg-4","display_name":"MPEG-4","score":0.43551135063171387},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.43283557891845703},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.42893779277801514},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.42819488048553467},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42463403940200806},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4118291139602661},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09698569774627686}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7815861701965332},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6698586940765381},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6306004524230957},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.595460832118988},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47720012068748474},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46931004524230957},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4482637643814087},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4364883303642273},{"id":"https://openalex.org/C97501218","wikidata":"https://www.wikidata.org/wiki/Q219763","display_name":"MPEG-4","level":3,"score":0.43551135063171387},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.43283557891845703},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.42893779277801514},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.42819488048553467},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42463403940200806},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4118291139602661},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09698569774627686},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2003.1213057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W98769269","https://openalex.org/W1599353355","https://openalex.org/W1864588165","https://openalex.org/W1903548803","https://openalex.org/W2082789158","https://openalex.org/W2111455226","https://openalex.org/W2133114780","https://openalex.org/W2136268150","https://openalex.org/W2150697880","https://openalex.org/W6604053225","https://openalex.org/W6635465490"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W2534771569","https://openalex.org/W2037547261","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W2086302137","https://openalex.org/W4247060700","https://openalex.org/W2026052914","https://openalex.org/W3141880600"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,46,107],"new":[4],"class":[5,65,113],"of":[6,20,26,66,110,114],"Computational":[7],"RAM":[8],"(C-RAM)":[9],"architectures":[10,68,116],"for":[11,72,96],"real-time":[12],"MPEG-4":[13,73],"applications.":[14],"The":[15,40,63,87,103],"proposed":[16,64,88,112],"C-RAM":[17,67,115],"architecture":[18,89],"consists":[19],"an":[21],"embedded":[22],"SRAM":[23],"and":[24,94],"number":[25],"processing":[27,41,54],"elements":[28,42],"working":[29,44],"in":[30,37,84,117],"parallel":[31],"to":[32,58,125],"process":[33,59,123],"the":[34,38,79,85,111],"data":[35,50],"stored":[36],"memory.":[39],"are":[43],"as":[45],"single":[47],"instruction":[48],"multiple":[49],"(SIMD)":[51],"architecture.":[52],"Each":[53],"element":[55],"is":[56,78],"used":[57,71],"one":[60],"memory":[61],"column.":[62],"has":[69,90],"been":[70,91],"block-based":[74],"motion":[75],"estimation,":[76],"which":[77],"most":[80],"computational":[81],"intensive":[82],"task":[83],"encoder.":[86],"designed,":[92],"prototyped,":[93],"simulated":[95],"0.18":[97],"/spl":[98],"mu/m":[99],"CMOS":[100],"TSMC":[101],"technology.":[102],"simulation":[104],"results":[105],"show":[106],"promising":[108],"performance":[109],"video":[118],"coding":[119],"applications;":[120],"it":[121],"can":[122],"up":[124],"126":[126],"frames":[127],"per":[128],"second":[129],"with":[130],"clock":[131],"frequency":[132],"100":[133],"MHz.":[134]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}