{"id":"https://openalex.org/W2115597008","doi":"https://doi.org/10.1109/iwsoc.2003.1213001","title":"Interconnection modelling using distributed RLC models","display_name":"Interconnection modelling using distributed RLC models","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W2115597008","doi":"https://doi.org/10.1109/iwsoc.2003.1213001","mag":"2115597008"},"language":"en","primary_location":{"id":"doi:10.1109/iwsoc.2003.1213001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059485837","display_name":"Dorothy Kucar","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"D. Kucar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036043351","display_name":"Anthony Vannelli","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Vannelli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.6547,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.83367821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"32","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.8279498815536499},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7978001832962036},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5541156530380249},{"id":"https://openalex.org/keywords/transmission-line","display_name":"Transmission line","score":0.5540951490402222},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.5144372582435608},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5069175362586975},{"id":"https://openalex.org/keywords/lossy-compression","display_name":"Lossy compression","score":0.5059260725975037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4801773130893707},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4675074517726898},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.46010175347328186},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4562344551086426},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.43310460448265076},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.419466108083725},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3294998109340668},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2509884238243103},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1913735568523407},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1845756471157074}],"concepts":[{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.8279498815536499},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7978001832962036},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5541156530380249},{"id":"https://openalex.org/C33441834","wikidata":"https://www.wikidata.org/wiki/Q693004","display_name":"Transmission line","level":2,"score":0.5540951490402222},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.5144372582435608},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5069175362586975},{"id":"https://openalex.org/C165021410","wikidata":"https://www.wikidata.org/wiki/Q55564","display_name":"Lossy compression","level":2,"score":0.5059260725975037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4801773130893707},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4675074517726898},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.46010175347328186},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4562344551086426},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.43310460448265076},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.419466108083725},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3294998109340668},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2509884238243103},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1913735568523407},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1845756471157074},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwsoc.2003.1213001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwsoc.2003.1213001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1546460110","https://openalex.org/W1556480701","https://openalex.org/W1576567199","https://openalex.org/W1581071628","https://openalex.org/W2117261245"],"related_works":["https://openalex.org/W2167825548","https://openalex.org/W4252609075","https://openalex.org/W1993512728","https://openalex.org/W2368124709","https://openalex.org/W2054242233","https://openalex.org/W2368518275","https://openalex.org/W2130122922","https://openalex.org/W2160737757","https://openalex.org/W2151766772","https://openalex.org/W3194213522"],"abstract_inverted_index":{"In":[0,70,89,107],"physical":[1],"design":[2],"software,":[3],"it":[4],"is":[5,24,31],"often":[6],"necessary":[7],"to":[8,48,56,99],"estimate":[9],"net,":[10],"i.e.":[11],"interconnection":[12,80],"delays.":[13,35],"Interconnections":[14,51],"are":[15,46],"typically":[16],"modelled":[17],"as":[18,81],"lumped":[19],"RC":[20],"circuits.":[21],"This":[22],"approximation":[23],"reasonable":[25],"in":[26,61],"technologies":[27],"where":[28],"overall":[29],"delay":[30],"dominated":[32],"by":[33],"gate":[34],"With":[36],"present":[37,110],"sub":[38],"130":[39],"nm":[40],"technologies,":[41],"characteristic":[42],"signal":[43,49],"propagation":[44],"lengths":[45],"comparable":[47],"wavelengths.":[50],"no":[52],"longer":[53],"allow":[54],"currents":[55],"flow":[57],"through":[58],"efficiently,":[59],"resulting":[60],"a":[62,111],"conspiracy":[63],"of":[64,96,116],"capacitative,":[65],"resistive":[66],"and":[67,101],"inductive":[68],"effects.":[69],"recent":[71],"years,":[72],"more":[73],"accurate":[74],"interconnections":[75],"models,":[76],"that":[77],"approximate":[78],"an":[79],"n":[82],"distributed":[83],"RLC":[84],"segments,":[85],"have":[86],"been":[87],"devised.":[88],"this":[90],"work,":[91],"we":[92,109],"let":[93],"the":[94,117],"number":[95],"segments":[97],"go":[98],"infinity":[100],"obtain":[102],"exact":[103],"expressions":[104],"for":[105],"voltages.":[106],"particular,":[108],"mathematically":[112],"rigorous":[113],"time-domain":[114],"analysis":[115],"Lossy":[118],"Transmission":[119],"Line":[120],"Model.":[121]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}