{"id":"https://openalex.org/W2115741398","doi":"https://doi.org/10.1109/iwrsp.1995.518595","title":"Application of synthesis to support hardware emulation","display_name":"Application of synthesis to support hardware emulation","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2115741398","doi":"https://doi.org/10.1109/iwrsp.1995.518595","mag":"2115741398"},"language":"en","primary_location":{"id":"doi:10.1109/iwrsp.1995.518595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.1995.518595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Sixth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003269957","display_name":"Hoang Nga Nguyen","orcid":"https://orcid.org/0000-0003-0260-1697"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"H.N. Nguyen","raw_affiliation_strings":["Hardware Development Paris-Angers, Bull S.A., Les Clayes-sous-bois, France","Hardware Dev. Paris-Angers, Les Clayes-sous-Bois, France"],"affiliations":[{"raw_affiliation_string":"Hardware Development Paris-Angers, Bull S.A., Les Clayes-sous-bois, France","institution_ids":[]},{"raw_affiliation_string":"Hardware Dev. Paris-Angers, Les Clayes-sous-Bois, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008161490","display_name":"Y. Gressus","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. Gressus","raw_affiliation_strings":["Hardware Development Paris-Angers, Bull S.A., Les Clayes-sous-bois, France","Hardware Dev. Paris-Angers, Les Clayes-sous-Bois, France"],"affiliations":[{"raw_affiliation_string":"Hardware Development Paris-Angers, Bull S.A., Les Clayes-sous-bois, France","institution_ids":[]},{"raw_affiliation_string":"Hardware Dev. Paris-Angers, Les Clayes-sous-Bois, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068261639","display_name":"M. D'Hoe","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. D'Hoe","raw_affiliation_strings":["Hardware Dev. Paris-Angers, Les Clayes-sous-Bois, France"],"affiliations":[{"raw_affiliation_string":"Hardware Dev. Paris-Angers, Les Clayes-sous-Bois, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003269957"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2065,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4629128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"223","last_page":"225"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.9581342935562134},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.8015843629837036},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7232356071472168},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5973032712936401},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5406621694564819},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5300849676132202},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47326210141181946},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4697829782962799},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.42210912704467773},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41407260298728943},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2658626139163971},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.25220775604248047},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2458813190460205}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.9581342935562134},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.8015843629837036},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7232356071472168},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5973032712936401},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5406621694564819},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5300849676132202},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47326210141181946},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4697829782962799},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.42210912704467773},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41407260298728943},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2658626139163971},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25220775604248047},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2458813190460205},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwrsp.1995.518595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwrsp.1995.518595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Sixth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1678563670","https://openalex.org/W2540892103","https://openalex.org/W4232786286"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W4241206086","https://openalex.org/W1964556228","https://openalex.org/W2081132365"],"abstract_inverted_index":{"The":[0,54],"need":[1],"of":[2,44,62],"hardware":[3,17,38,52],"emulators":[4],"for":[5,36,68],"logic":[6],"simulation":[7],"is":[8,31,59],"becoming":[9],"a":[10,37],"widely":[11],"accepted":[12],"requirement,":[13],"especially":[14],"as":[15],"the":[16,23,33,45,60],"complexity":[18],"continues":[19],"to":[20,26,64],"increase":[21],"and":[22],"design":[24],"time":[25],"decrease.":[27],"However,":[28],"raw":[29],"speed":[30],"not":[32],"only":[34],"requirement":[35],"emulator.":[39],"This":[40],"paper":[41],"discusses":[42],"some":[43],"requirements":[46],"that":[47],"designers":[48],"are":[49],"demanding":[50],"from":[51],"emulation.":[53,69],"main":[55],"aspect":[56],"focused":[57],"on":[58],"application":[61],"synthesis":[63],"compile":[65],"behavioural":[66],"models":[67]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}