{"id":"https://openalex.org/W3045589978","doi":"https://doi.org/10.1109/iwcmc48107.2020.9148056","title":"Anti-SEU design of SRAM based on FinFET process","display_name":"Anti-SEU design of SRAM based on FinFET process","publication_year":2020,"publication_date":"2020-06-01","ids":{"openalex":"https://openalex.org/W3045589978","doi":"https://doi.org/10.1109/iwcmc48107.2020.9148056","mag":"3045589978"},"language":"en","primary_location":{"id":"doi:10.1109/iwcmc48107.2020.9148056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwcmc48107.2020.9148056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Wireless Communications and Mobile Computing (IWCMC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064736208","display_name":"Man Zhang","orcid":"https://orcid.org/0000-0003-3000-2819"},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Man Zhang","raw_affiliation_strings":["School of Rail Transportation, Soochow University, SuZhou, China"],"affiliations":[{"raw_affiliation_string":"School of Rail Transportation, Soochow University, SuZhou, China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115603660","display_name":"Lijun Zhang","orcid":"https://orcid.org/0000-0002-5969-2406"},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lijun Zhang","raw_affiliation_strings":["School of Rail Transportation, Soochow University, SuZhou, China"],"affiliations":[{"raw_affiliation_string":"School of Rail Transportation, Soochow University, SuZhou, China","institution_ids":["https://openalex.org/I3923682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100773050","display_name":"Yiping Zhang","orcid":"https://orcid.org/0000-0002-3340-2378"},"institutions":[{"id":"https://openalex.org/I3923682","display_name":"Soochow University","ror":"https://ror.org/05t8y2r12","country_code":"CN","type":"education","lineage":["https://openalex.org/I3923682"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiping Zhang","raw_affiliation_strings":["School of Electronic Information, Soochow University, SuZhou, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Information, Soochow University, SuZhou, China","institution_ids":["https://openalex.org/I3923682"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064736208"],"corresponding_institution_ids":["https://openalex.org/I3923682"],"apc_list":null,"apc_paid":null,"fwci":0.1027,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.41859683,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"878","last_page":"881"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8243229389190674},{"id":"https://openalex.org/keywords/dice","display_name":"Dice","score":0.7929904460906982},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7539510130882263},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.63025963306427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6019724607467651},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6019685864448547},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5045450925827026},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.49718931317329407},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47487184405326843},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.4672671854496002},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4416266679763794},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4386118948459625},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.298212468624115},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21920430660247803},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19195246696472168},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17911174893379211},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1157471239566803},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0853753387928009}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8243229389190674},{"id":"https://openalex.org/C22029948","wikidata":"https://www.wikidata.org/wiki/Q45089","display_name":"Dice","level":2,"score":0.7929904460906982},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7539510130882263},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.63025963306427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6019724607467651},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6019685864448547},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5045450925827026},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.49718931317329407},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47487184405326843},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.4672671854496002},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4416266679763794},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4386118948459625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.298212468624115},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21920430660247803},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19195246696472168},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17911174893379211},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1157471239566803},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0853753387928009},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iwcmc48107.2020.9148056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iwcmc48107.2020.9148056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Wireless Communications and Mobile Computing (IWCMC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2345188864","https://openalex.org/W2554585469","https://openalex.org/W2589268098","https://openalex.org/W2614455394","https://openalex.org/W2617585808","https://openalex.org/W2782053880","https://openalex.org/W2783477863","https://openalex.org/W2792396453","https://openalex.org/W2793548221","https://openalex.org/W2805829262","https://openalex.org/W2909753351","https://openalex.org/W2911951458","https://openalex.org/W2942679446","https://openalex.org/W2945209846","https://openalex.org/W2954273405","https://openalex.org/W2956153930","https://openalex.org/W2964852374"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411","https://openalex.org/W2339836056"],"abstract_inverted_index":{"DICE":[0,96],"is":[1,60],"an":[2],"effective":[3],"cell":[4,69,124],"architecture":[5],"to":[6,19,31,62,89,108],"mitigate":[7],"single":[8],"effect":[9],"upset":[10],"(SEU),":[11],"however,":[12],"it":[13,43,59],"still":[14],"has":[15,126],"many":[16],"problems":[17],"due":[18],"the":[20,27,32,50,75,78,91,105,110,121],"weakness":[21],"during":[22],"read":[23,87,131],"and":[24,98,135],"write.":[25],"At":[26],"same":[28],"time,":[29],"owing":[30],"continuous":[33],"reduction":[34],"in":[35],"channel":[36,52],"length":[37],"of":[38,46,94,102,116],"traditional":[39,95],"planar":[40],"CMOS":[41],"transistors,":[42],"brings":[44],"series":[45],"challenges,":[47],"such":[48],"as":[49,104],"short":[51],"effect,":[53],"reduced":[54],"carrier":[55],"mobility,":[56],"etc.":[57],"Therefore,":[58],"necessary":[61],"propose":[63],"a":[64,85],"new":[65],"type":[66],"anti-irradiation":[67],"SRAM":[68],"based":[70,80],"on":[71,81],"advanced":[72],"process.":[73],"Regarding":[74],"issues":[76],"above,":[77],"article":[79],"FinFET":[82],"process":[83],"proposes":[84],"single-end":[86],"structure":[88,125],"solve":[90],"stability":[92],"problem":[93],"cell,":[97],"uses":[99],"PMOS":[100],"instead":[101],"NMOS":[103],"pass":[106],"transistors":[107],"improve":[109],"write":[111,136],"margin":[112,133,137],"(WM).":[113,138],"The":[114],"results":[115],"Hspice":[117],"simulation":[118],"show":[119],"that":[120],"innovative":[122],"DICEPM":[123],"strong":[127],"anti-SEU":[128],"capability,":[129],"high":[130],"static-noise":[132],"(RSNM)":[134]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}