{"id":"https://openalex.org/W4415822452","doi":"https://doi.org/10.1109/itc58126.2025.00084","title":"FPGA Synthesis of Arbitrary Jitter Injection for Multi-GHz Test Signals","display_name":"FPGA Synthesis of Arbitrary Jitter Injection for Multi-GHz Test Signals","publication_year":2025,"publication_date":"2025-09-20","ids":{"openalex":"https://openalex.org/W4415822452","doi":"https://doi.org/10.1109/itc58126.2025.00084"},"language":null,"primary_location":{"id":"doi:10.1109/itc58126.2025.00084","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc58126.2025.00084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038895478","display_name":"Shengbo Liu","orcid":"https://orcid.org/0000-0003-0858-4787"},"institutions":[{"id":"https://openalex.org/I4210137766","display_name":"Institute for Advanced Study","ror":"https://ror.org/03xg85719","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210137766"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Shengbo Liu","raw_affiliation_strings":["University of Electronics Science and Technology of China,Shenzhen Institute for Advanced Study,Shenzhen,China"],"affiliations":[{"raw_affiliation_string":"University of Electronics Science and Technology of China,Shenzhen Institute for Advanced Study,Shenzhen,China","institution_ids":["https://openalex.org/I4210137766"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060141592","display_name":"Yindong Xiao","orcid":"https://orcid.org/0000-0003-1214-6077"},"institutions":[{"id":"https://openalex.org/I4210137766","display_name":"Institute for Advanced Study","ror":"https://ror.org/03xg85719","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210137766"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yindong Xiao","raw_affiliation_strings":["University of Electronics Science and Technology of China,Shenzhen Institute for Advanced Study,Shenzhen,China"],"affiliations":[{"raw_affiliation_string":"University of Electronics Science and Technology of China,Shenzhen Institute for Advanced Study,Shenzhen,China","institution_ids":["https://openalex.org/I4210137766"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044975418","display_name":"Cao Wang","orcid":"https://orcid.org/0000-0002-2802-1394"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cao Wang","raw_affiliation_strings":["Shanghai Jiao Tong University,State Key Laboratory of Radio Frequency Heterogeneous Integration,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,State Key Laboratory of Radio Frequency Heterogeneous Integration,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100413904","display_name":"Xiao\u2010Chun Li","orcid":"https://orcid.org/0000-0003-1455-2095"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaochun Li","raw_affiliation_strings":["Shanghai Jiao Tong University,State Key Laboratory of Radio Frequency Heterogeneous Integration,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,State Key Laboratory of Radio Frequency Heterogeneous Integration,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019160373","display_name":"D.C. Keezer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210165339","display_name":"Ningbo Institute of Industrial Technology","ror":"https://ror.org/05nqg3g04","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165339"]},{"id":"https://openalex.org/I159389169","display_name":"Ningbo University of Technology","ror":"https://ror.org/037dym702","country_code":"CN","type":"education","lineage":["https://openalex.org/I159389169"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"David Keezer","raw_affiliation_strings":["Eastern Institute of Technology, Ningbo,College of Information Science and Technology,Ningbo,China"],"affiliations":[{"raw_affiliation_string":"Eastern Institute of Technology, Ningbo,College of Information Science and Technology,Ningbo,China","institution_ids":["https://openalex.org/I4210165339","https://openalex.org/I159389169"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5038895478"],"corresponding_institution_ids":["https://openalex.org/I4210137766"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31247902,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"538","last_page":"541"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.7603999972343445,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.7603999972343445,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.15950000286102295,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.021400000900030136,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9782000184059143},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5033000111579895},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4512999951839447},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.451200008392334},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.41040000319480896},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3240000009536743}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9782000184059143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6097000241279602},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5259000062942505},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5033000111579895},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4512999951839447},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.451200008392334},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.41040000319480896},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3240000009536743},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.3163999915122986},{"id":"https://openalex.org/C76249512","wikidata":"https://www.wikidata.org/wiki/Q1206780","display_name":"Device under test","level":3,"score":0.3073999881744385},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.29679998755455017},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28130000829696655},{"id":"https://openalex.org/C2776666747","wikidata":"https://www.wikidata.org/wiki/Q1135322","display_name":"Modbus","level":3,"score":0.26429998874664307},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2538999915122986},{"id":"https://openalex.org/C33441834","wikidata":"https://www.wikidata.org/wiki/Q693004","display_name":"Transmission line","level":2,"score":0.25290000438690186}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc58126.2025.00084","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc58126.2025.00084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2060615856","https://openalex.org/W2156873452","https://openalex.org/W3006907251","https://openalex.org/W4207038870","https://openalex.org/W4388117356"],"related_works":[],"abstract_inverted_index":{"In":[0],"modern":[1],"high-speed":[2],"communications":[3],"systems,":[4],"jitter":[5,35,38,52,74,85,91,105,122],"tolerance":[6,36],"testing":[7],"becomes":[8],"increasingly":[9],"critical":[10],"as":[11],"signal":[12,67],"rates":[13],"continue":[14],"to":[15],"rise,":[16],"playing":[17],"a":[18,31,50,57],"vital":[19],"role":[20],"in":[21,93,126],"ensuring":[22],"reliable":[23],"data":[24],"transmission":[25],"and":[26,44,89,103,123],"optimal":[27],"system":[28],"performance.":[29],"As":[30],"core":[32],"component":[33],"of":[34,72,82,100],"testing,":[37],"injection":[39,53,99],"must":[40],"meet":[41],"stringent":[42],"precision":[43],"flexibility":[45,125],"demands.":[46],"This":[47],"paper":[48],"introduces":[49],"novel":[51],"module":[54,114],"that":[55],"integrates":[56],"programmable":[58],"SiGe":[59],"delay":[60],"line":[61],"(PDL)":[62],"with":[63,112],"an":[64],"FPGA-based":[65],"arbitrary":[66,128],"generator,":[68],"enabling":[69],"flexible":[70],"generation":[71,81],"diverse":[73],"profiles.":[75],"The":[76],"proposed":[77],"solution":[78],"enables":[79],"cost-effective":[80],"Gaussian-distributed":[83],"random":[84,104,121],"(RJ),":[86],"sinusoidal/periodic":[87],"jitter,":[88],"deterministic":[90],"(DJ)":[92],"unlimited":[94],"combinations.":[95],"Experimental":[96],"results":[97],"demonstrate":[98],"both":[101],"periodic":[102],"components":[106],"onto":[107],"28":[108],"GHz":[109],"clock":[110],"signals,":[111],"the":[113],"achieving":[115],"\u00b17.4":[116],"femtosecond":[117],"(fs)":[118],"accuracy":[119],"for":[120],"high":[124],"generating":[127],"profiles":[129],"(e.g.,":[130],"sinusoidal":[131],"jitter).":[132]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-11-03T00:00:00"}