{"id":"https://openalex.org/W4415822437","doi":"https://doi.org/10.1109/itc58126.2025.00046","title":"Chasing Front-End-Of-Line Defects with Cell-Aware Diagnostics in High-Volume Manufacturing","display_name":"Chasing Front-End-Of-Line Defects with Cell-Aware Diagnostics in High-Volume Manufacturing","publication_year":2025,"publication_date":"2025-09-20","ids":{"openalex":"https://openalex.org/W4415822437","doi":"https://doi.org/10.1109/itc58126.2025.00046"},"language":null,"primary_location":{"id":"doi:10.1109/itc58126.2025.00046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc58126.2025.00046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108082653","display_name":"Saghir A. Shaikh","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Saghir A Shaikh","raw_affiliation_strings":["Intel Corporation,Santa Clara,CA,9505"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Santa Clara,CA,9505","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120236057","display_name":"Brandon Brea","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brandon Brea","raw_affiliation_strings":["Intel Corporation,Santa Clara,CA,9505"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Santa Clara,CA,9505","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120236058","display_name":"Gaurav Devrani","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaurav Devrani","raw_affiliation_strings":["Intel Corporation,Santa Clara,CA,9505"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Santa Clara,CA,9505","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073170588","display_name":"Muhammad Waheed","orcid":"https://orcid.org/0000-0003-1024-8918"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad Waheed","raw_affiliation_strings":["Intel Corporation,Santa Clara,CA,9505"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Santa Clara,CA,9505","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113289282","display_name":"Lay Hoon Loh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lay Hoon Loh","raw_affiliation_strings":["Intel Corporation,Santa Clara,CA,9505"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Santa Clara,CA,9505","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029271009","display_name":"Palanisamy Prakash","orcid":"https://orcid.org/0000-0002-5934-4874"},"institutions":[{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prakash Palanisamy","raw_affiliation_strings":["Intel Corporation,Santa Clara,CA,9505"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Santa Clara,CA,9505","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111693460","display_name":"Jim Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Lee","raw_affiliation_strings":["Intel Corporation,Santa Clara,CA,9505"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Santa Clara,CA,9505","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032340064","display_name":"Gi-Yong Yang","orcid":"https://orcid.org/0009-0006-4204-5081"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210128612","display_name":"Mission College","ror":"https://ror.org/035fpgr29","country_code":"US","type":"education","lineage":["https://openalex.org/I4210128612"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Giyoung Yang","raw_affiliation_strings":["Intel Corporation,Santa Clara,CA,9505"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Santa Clara,CA,9505","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5108082653"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210128612"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34291513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"382","last_page":"386"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.30660000443458557,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.30660000443458557,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.2757999897003174,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.0640999972820282,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/failure-mode-and-effects-analysis","display_name":"Failure mode and effects analysis","score":0.41659998893737793},{"id":"https://openalex.org/keywords/failure-mechanism","display_name":"Failure mechanism","score":0.40299999713897705},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.33869999647140503},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.33649998903274536},{"id":"https://openalex.org/keywords/mechanism","display_name":"Mechanism (biology)","score":0.32100000977516174},{"id":"https://openalex.org/keywords/work","display_name":"Work (physics)","score":0.27900001406669617}],"concepts":[{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5568000078201294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.48510000109672546},{"id":"https://openalex.org/C66283442","wikidata":"https://www.wikidata.org/wiki/Q1389268","display_name":"Failure mode and effects analysis","level":2,"score":0.41659998893737793},{"id":"https://openalex.org/C3018344627","wikidata":"https://www.wikidata.org/wiki/Q1925224","display_name":"Failure mechanism","level":2,"score":0.40299999713897705},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36640000343322754},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.33869999647140503},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.33649998903274536},{"id":"https://openalex.org/C77595967","wikidata":"https://www.wikidata.org/wiki/Q3151013","display_name":"Forensic engineering","level":1,"score":0.3240000009536743},{"id":"https://openalex.org/C89611455","wikidata":"https://www.wikidata.org/wiki/Q6804646","display_name":"Mechanism (biology)","level":2,"score":0.32100000977516174},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.27900001406669617},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.2743000090122223},{"id":"https://openalex.org/C147494362","wikidata":"https://www.wikidata.org/wiki/Q2078905","display_name":"Troubleshooting","level":2,"score":0.27399998903274536},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.2718000113964081},{"id":"https://openalex.org/C2775846686","wikidata":"https://www.wikidata.org/wiki/Q643012","display_name":"Condition monitoring","level":2,"score":0.26930001378059387},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.26499998569488525},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.2574000060558319},{"id":"https://openalex.org/C28944875","wikidata":"https://www.wikidata.org/wiki/Q1925224","display_name":"Failure causes","level":2,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc58126.2025.00046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc58126.2025.00046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2486078890","https://openalex.org/W2890802808","https://openalex.org/W4290647025","https://openalex.org/W4300060838","https://openalex.org/W4312261428"],"related_works":[],"abstract_inverted_index":{"Cell-aware":[0],"diagnostics":[1,23,60],"identify":[2],"Front-End-Of-Line":[3],"(FEOL)":[4],"defects":[5,88],"in":[6],"standard":[7],"cells,":[8],"aiding":[9],"Physical":[10],"Failure":[11],"Analysis":[12],"(PFA)":[13],"and":[14,71,92],"enhancing":[15],"root-cause":[16],"analysis.":[17],"Our":[18],"findings":[19],"show":[20],"that":[21],"cell-aware":[22,63],"often":[24],"reduce":[25],"suspect":[26],"areas":[27],"to":[28,54],"under":[29],"1%":[30],"of":[31,80],"the":[32,45,78,86],"total":[33],"cell":[34],"area.":[35],"Cell":[36],"faults":[37],"can":[38],"be":[39],"a":[40,56],"major":[41],"failure":[42],"mechanism":[43],"given":[44],"significant":[46],"space":[47],"cells":[48],"occupy.":[49],"These":[50],"benefits":[51],"led":[52],"us":[53],"create":[55],"high-volume":[57],"manufacturing-friendly":[58],"scan":[59],"infrastructure":[61],"using":[62],"diagnostics.":[64],"We":[65,75],"present":[66],"data-driven":[67],"solutions":[68],"for":[69],"implementing":[70],"maintaining":[72],"this":[73],"infrastructure.":[74],"also":[76],"include":[77],"results":[79],"six":[81,97],"PFA":[82],"samples,":[83],"which":[84],"validate":[85],"FEOL":[87],"across":[89],"four":[90],"designs":[91],"three":[93],"technology":[94],"nodes,":[95],"yielding":[96],"successful":[98],"results.":[99]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-11-03T00:00:00"}