{"id":"https://openalex.org/W4415821709","doi":"https://doi.org/10.1109/itc58126.2025.00023","title":"A Novel Omnidirectional 3D Test Access Architecture for Advanced System-on-Wafer (SoW) Applications","display_name":"A Novel Omnidirectional 3D Test Access Architecture for Advanced System-on-Wafer (SoW) Applications","publication_year":2025,"publication_date":"2025-09-20","ids":{"openalex":"https://openalex.org/W4415821709","doi":"https://doi.org/10.1109/itc58126.2025.00023"},"language":null,"primary_location":{"id":"doi:10.1109/itc58126.2025.00023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc58126.2025.00023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046088871","display_name":"Hiroyuki Iwata","orcid":"https://orcid.org/0000-0002-0475-8519"},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210119559","display_name":"Taiwan Semiconductor Manufacturing Company (China)","ror":"https://ror.org/02s0wcj29","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210119559","https://openalex.org/I4210120917"]}],"countries":["CN","TW","US"],"is_corresponding":true,"raw_author_name":"Hiroyuki Iwata","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC),Yokohama,Japan"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC),Yokohama,Japan","institution_ids":["https://openalex.org/I4210120917","https://openalex.org/I1334877674","https://openalex.org/I4210119559"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026985039","display_name":"Sandeep Goel","orcid":"https://orcid.org/0000-0002-0911-8975"},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep Kumar Goel","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC),San Jose,CA,USA"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC),San Jose,CA,USA","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010148792","display_name":"Ankita Patidar","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankita Patidar","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC),San Jose,CA,USA"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC),San Jose,CA,USA","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093558761","display_name":"Fumiaki Takashima","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210119559","display_name":"Taiwan Semiconductor Manufacturing Company (China)","ror":"https://ror.org/02s0wcj29","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210119559","https://openalex.org/I4210120917"]}],"countries":["CN","TW","US"],"is_corresponding":false,"raw_author_name":"Fumiaki Takashima","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC),Yokohama,Japan"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC),Yokohama,Japan","institution_ids":["https://openalex.org/I4210120917","https://openalex.org/I1334877674","https://openalex.org/I4210119559"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019216659","display_name":"Frank J. Lee","orcid":"https://orcid.org/0000-0003-0475-2552"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Frank Lee","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC),Hsinchu,Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC),Hsinchu,Taiwan, R.O.C","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5046088871"],"corresponding_institution_ids":["https://openalex.org/I1334877674","https://openalex.org/I4210119559","https://openalex.org/I4210120917"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37129502,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"180"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7754999995231628,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7754999995231628,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.15549999475479126,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.007400000002235174,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.49239999055862427},{"id":"https://openalex.org/keywords/omnidirectional-antenna","display_name":"Omnidirectional antenna","score":0.439300000667572},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4268999993801117},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4253000020980835},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4221000075340271},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.41440001130104065},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.3702999949455261},{"id":"https://openalex.org/keywords/system-testing","display_name":"System testing","score":0.35260000824928284}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5328999757766724},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.49239999055862427},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4763999879360199},{"id":"https://openalex.org/C24027999","wikidata":"https://www.wikidata.org/wiki/Q2176348","display_name":"Omnidirectional antenna","level":3,"score":0.439300000667572},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4381999969482422},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4268999993801117},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4253000020980835},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4221000075340271},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.41440001130104065},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4000999927520752},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.3702999949455261},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.35260000824928284},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.34940001368522644},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.34139999747276306},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.30970001220703125},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.3019999861717224},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.3019999861717224},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3018999993801117},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.28949999809265137},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.263700008392334},{"id":"https://openalex.org/C188598960","wikidata":"https://www.wikidata.org/wiki/Q7705805","display_name":"Test strategy","level":3,"score":0.26190000772476196},{"id":"https://openalex.org/C2983646967","wikidata":"https://www.wikidata.org/wiki/Q688498","display_name":"Access technology","level":3,"score":0.259799987077713},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.25780001282691956},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.25459998846054077},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.25029999017715454}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc58126.2025.00023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc58126.2025.00023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1977546455","https://openalex.org/W2039336669","https://openalex.org/W2056969337","https://openalex.org/W2058459217","https://openalex.org/W2162135055","https://openalex.org/W2512315273","https://openalex.org/W2749199255","https://openalex.org/W2965769762","https://openalex.org/W2970073801","https://openalex.org/W3047766185","https://openalex.org/W3125147644","https://openalex.org/W4238078154","https://openalex.org/W4297097426","https://openalex.org/W4385525225","https://openalex.org/W4390098500","https://openalex.org/W4402475845"],"related_works":[],"abstract_inverted_index":{"System-on-Wafer":[0],"(SoW)":[1],"technology":[2],"integrates":[3],"multiple":[4],"chiplets":[5,78],"onto":[6],"a":[7,43,73,81],"single":[8],"wafer":[9],"substrate,":[10],"offering":[11],"enhanced":[12],"performance":[13],"for":[14,27,48],"high-computation":[15],"applications.":[16],"This":[17],"paper":[18],"presents":[19],"an":[20],"innovative":[21],"3D":[22],"test":[23,34,59],"access":[24,35],"architecture":[25],"designed":[26],"complex":[28],"SoW":[29,74,95],"systems.":[30],"The":[31],"proposed":[32],"omnidirectional":[33],"architecture,":[36],"compliant":[37],"with":[38,76],"IEEE":[39],"Std.":[40],"1838,":[41],"provides":[42],"scalable,":[44],"plug-and-play":[45],"testing":[46],"solution":[47],"comprehensive":[49],"multi-directional":[50],"testing.":[51],"It":[52],"enables":[53],"efficient":[54],"scan":[55],"path":[56],"configuration,":[57],"optimizing":[58],"scheduling":[60],"while":[61],"reducing":[62],"power":[63],"consumption":[64],"and":[65,88,97],"minimizing":[66],"timing-related":[67],"impacts.":[68],"A":[69],"case":[70],"study":[71],"involving":[72],"system":[75],"four":[77],"arranged":[79],"in":[80],"2x2":[82],"configuration":[83],"validates":[84],"the":[85],"architecture's":[86],"feasibility":[87],"effectiveness,":[89],"demonstrating":[90],"its":[91],"potential":[92],"to":[93],"enhance":[94],"testability":[96],"reliability.":[98]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-11-03T00:00:00"}