{"id":"https://openalex.org/W4415821574","doi":"https://doi.org/10.1109/itc58126.2025.00010","title":"TESLA: Testability Enhancement for Shift-Left Automation via Multi-LLM Collaboration","display_name":"TESLA: Testability Enhancement for Shift-Left Automation via Multi-LLM Collaboration","publication_year":2025,"publication_date":"2025-09-20","ids":{"openalex":"https://openalex.org/W4415821574","doi":"https://doi.org/10.1109/itc58126.2025.00010"},"language":null,"primary_location":{"id":"doi:10.1109/itc58126.2025.00010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc58126.2025.00010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033100776","display_name":"Zhiteng Chao","orcid":"https://orcid.org/0009-0006-2926-7499"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhiteng Chao","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101613801","display_name":"Rengang Zhang","orcid":"https://orcid.org/0000-0002-8028-9208"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rengang Zhang","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020257647","display_name":"Gu Feng","orcid":"https://orcid.org/0000-0002-1052-5009"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Gu","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114553988","display_name":"Hongqin Lyu","orcid":"https://orcid.org/0009-0001-0348-9417"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongqin Lyu","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100641761","display_name":"Bin Sun","orcid":"https://orcid.org/0000-0002-7029-8784"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bin Sun","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018785133","display_name":"Wenxing Li","orcid":"https://orcid.org/0000-0001-9984-8439"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenxing Li","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103202637","display_name":"Zizhen Liu","orcid":"https://orcid.org/0000-0002-1674-9361"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zizhen Liu","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010522760","display_name":"Jianan Mu","orcid":"https://orcid.org/0000-0001-8513-0792"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianan Mu","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100394414","display_name":"Jing Ye","orcid":"https://orcid.org/0000-0002-8023-5090"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Ye","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100368413","display_name":"Xiaowei Li","orcid":"https://orcid.org/0000-0002-4850-1301"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaowei Li","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100768285","display_name":"Huawei Li","orcid":"https://orcid.org/0000-0001-5338-6910"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huawei Li","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5033100776"],"corresponding_institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37033889,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9771999716758728,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9771999716758728,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.015699999406933784,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0015999999595806003,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8068000078201294},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8026000261306763},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6119999885559082},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4790000021457672},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4603999853134155},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4397999942302704},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.41769999265670776},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.39309999346733093}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8068000078201294},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8026000261306763},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6827999949455261},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6119999885559082},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4790000021457672},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47189998626708984},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4603999853134155},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4397999942302704},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42419999837875366},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.41769999265670776},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.39309999346733093},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.391400009393692},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.39079999923706055},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3855000138282776},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.3797999918460846},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.32499998807907104},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3158000111579895},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.29679998755455017},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.290800005197525},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.2851000130176544},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.28060001134872437},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.26649999618530273},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.26570001244544983},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.2630000114440918},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.2603999972343445},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.2524000108242035}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc58126.2025.00010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc58126.2025.00010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1933902993","https://openalex.org/W1963747958","https://openalex.org/W1977294468","https://openalex.org/W2004791847","https://openalex.org/W2031235480","https://openalex.org/W2098300587","https://openalex.org/W2101706299","https://openalex.org/W2101746256","https://openalex.org/W2111423117","https://openalex.org/W2140868550","https://openalex.org/W2153381059","https://openalex.org/W2570882127","https://openalex.org/W2738780584","https://openalex.org/W4231097844","https://openalex.org/W4232026127","https://openalex.org/W4390098479","https://openalex.org/W4392972103","https://openalex.org/W4393145520","https://openalex.org/W4393305455","https://openalex.org/W4413822481"],"related_works":[],"abstract_inverted_index":{"The":[0,173],"\"Shift-Left\"":[1],"Design-for-Test":[2],"(DFT)":[3],"paradigm":[4],"has":[5],"gained":[6],"significant":[7,213],"attention":[8],"in":[9,45,200],"recent":[10],"years,":[11],"enabling":[12],"early-stage":[13],"testability":[14,38,105,171],"enhancement":[15],"at":[16,40,83],"the":[17,41,57,84,89,126,196,201,207,216,219,227,240],"Register":[18],"Transfer":[19],"Level":[20],"(RTL)":[21],"to":[22,35,56,98,129,140,154,165,186],"optimize":[23,104],"Power-Performance-Area-Testability":[24],"(PPAT)":[25],"trade-offs":[26],"and":[27,50,63,81,103,131,191,232],"accelerate":[28],"Time-to-Market":[29],"(TTM).":[30],"However,":[31],"existing":[32],"methods":[33],"struggle":[34],"perform":[36],"quantitative":[37],"analysis":[39],"RTL":[42,85,100,143,188],"stage,":[43],"particularly":[44],"Partial":[46],"Scan":[47],"Selection":[48],"(PSS)":[49],"Test":[51],"Point":[52],"Insertion":[53],"(TPI),":[54],"due":[55],"lack":[58],"of":[59,93,198,209,215],"structured":[60],"netlist":[61,128],"representations":[62],"cross-stage":[64],"optimization.":[65],"To":[66],"address":[67],"this":[68],"challenge,":[69],"we":[70,148],"propose":[71],"TESLA,":[72],"a":[73,212],"multi-LLM":[74],"collaboration":[75],"framework":[76],"that":[77,177],"autonomously":[78],"performs":[79],"PSS":[80,123,190,231],"TPI":[82,144,192],"stage.":[86],"TESLA":[87],"leverages":[88],"semantic":[90],"understanding":[91],"capabilities":[92],"Large":[94],"Language":[95],"Models":[96],"(LLMs)":[97],"analyze":[99],"Verilog":[101],"code":[102],"without":[106],"requiring":[107],"synthesis.":[108],"Two":[109],"key":[110],"data":[111],"augmentation":[112],"strategies":[113],"are":[114],"introduced":[115],"for":[116,211],"efficient":[117],"Instruction":[118],"Tuning:":[119],"(1)":[120],"back-annotating":[121],"heuristic":[122,230],"results":[124,175],"from":[125,161],"synthesized":[127],"RTL,":[130],"(2)":[132],"utilizing":[133],"advanced":[134],"LLMs":[135],"guided":[136],"by":[137],"DFT":[138,234],"knowledge":[139],"generate":[141],"synthetic":[142],"training":[145],"data.":[146],"Furthermore,":[147],"integrate":[149],"Direct":[150],"Preference":[151],"Optimization":[152],"(DPO)":[153],"refine":[155],"LLM":[156],"decision-making,":[157],"incorporating":[158],"real":[159],"feedback":[160],"commercial":[162,233],"EDA":[163],"tools":[164],"align":[166],"optimization":[167],"objectives":[168],"with":[169],"practical":[170],"metrics.":[172,244],"experimental":[174],"demonstrate":[176],"our":[178,224],"proposed":[179],"approach":[180,225],"achieves":[181],"better":[182],"test":[183,243],"coverage":[184],"compared":[185],"other":[187],"stage":[189],"combination":[193],"schemes":[194],"on":[195,239],"majority":[197],"circuits":[199],"RTLLM":[202],"benchmark,":[203,223],"while":[204],"also":[205],"reducing":[206],"number":[208],"patterns":[210],"portion":[214],"circuits.":[217],"On":[218],"larger,":[220],"hierarchical":[221],"OpenCores":[222],"surpasses":[226],"solution":[228],"combining":[229],"tool\u2019s":[235],"TPI,":[236],"achieving":[237],"improvements":[238],"same":[241],"two":[242]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-11-03T00:00:00"}