{"id":"https://openalex.org/W3123493989","doi":"https://doi.org/10.1109/itc44778.2020.9325217","title":"Rapid PLL Monitoring By A Novel min-MAX Time-to-Digital Converter","display_name":"Rapid PLL Monitoring By A Novel min-MAX Time-to-Digital Converter","publication_year":2020,"publication_date":"2020-11-01","ids":{"openalex":"https://openalex.org/W3123493989","doi":"https://doi.org/10.1109/itc44778.2020.9325217","mag":"3123493989"},"language":"en","primary_location":{"id":"doi:10.1109/itc44778.2020.9325217","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc44778.2020.9325217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100743982","display_name":"Wei-Hao Chen","orcid":"https://orcid.org/0009-0000-2787-3088"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Wei-Hao Chen","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103812413","display_name":"Chu-Chun Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chu-Chun Hsu","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100743982"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.6165,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.68873236,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8989132642745972},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6878275871276855},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5866401195526123},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.563032865524292},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5555998086929321},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5341654419898987},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5276771187782288},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.522257387638092},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.47898244857788086},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.47536414861679077},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.45965662598609924},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.43974006175994873},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.43246009945869446},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4179898202419281},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4113112986087799},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.41033947467803955},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3112224042415619},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.2986791133880615},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2943025231361389},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2617685794830322},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.23304927349090576},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10858199000358582},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07340270280838013}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8989132642745972},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6878275871276855},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5866401195526123},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.563032865524292},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5555998086929321},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5341654419898987},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5276771187782288},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.522257387638092},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.47898244857788086},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.47536414861679077},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.45965662598609924},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.43974006175994873},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.43246009945869446},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4179898202419281},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4113112986087799},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.41033947467803955},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3112224042415619},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.2986791133880615},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2943025231361389},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2617685794830322},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.23304927349090576},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10858199000358582},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07340270280838013},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc44778.2020.9325217","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc44778.2020.9325217","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309618","display_name":"Ministry of Science and Technology","ror":"https://ror.org/02b207r52"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1560523649","https://openalex.org/W2062819218","https://openalex.org/W2068262032","https://openalex.org/W2078267331","https://openalex.org/W2098417235","https://openalex.org/W2112414127","https://openalex.org/W2128037349","https://openalex.org/W2139344593","https://openalex.org/W2141963277","https://openalex.org/W2145873744","https://openalex.org/W2159971659","https://openalex.org/W2171355521","https://openalex.org/W2738708544","https://openalex.org/W2760009880","https://openalex.org/W2782512394","https://openalex.org/W2786637589","https://openalex.org/W2912460102","https://openalex.org/W2918852515","https://openalex.org/W2973989892","https://openalex.org/W2994003451","https://openalex.org/W6633520035"],"related_works":["https://openalex.org/W4248271274","https://openalex.org/W44255833","https://openalex.org/W1995174288","https://openalex.org/W2124909075","https://openalex.org/W2115278478","https://openalex.org/W28045209","https://openalex.org/W2386852732","https://openalex.org/W2615366277","https://openalex.org/W4364323041","https://openalex.org/W1564896735"],"abstract_inverted_index":{"For":[0],"a":[1,20,44,52,65,69,95,111,115],"Phase-Locked":[2],"Loop":[3],"(PLL),":[4],"the":[5,40,58,92,132,143],"clock":[6,41,48,62,147,151],"period":[7,23,42],"variation":[8],"is":[9,91,122,135],"one":[10],"important":[11],"health":[12],"condition":[13],"indicator.":[14],"In":[15],"this":[16,89,104],"paper,":[17],"we":[18],"present":[19],"rapid":[21],"min-MAX":[22,97],"monitoring":[24,54,105],"scheme":[25,37,106,134],"for":[26],"PLLs,":[27],"using":[28],"circuits":[29],"made":[30],"of":[31,43,94],"only":[32],"standard":[33],"cells.":[34],"The":[35,84],"proposed":[36,133],"can":[38,73,80],"monitor":[39],"PLL":[45,113,144],"'s":[46,145],"output":[47,146],"signal":[49,148],"continuously":[50],"during":[51],"designated":[53],"session,":[55],"while":[56],"reporting":[57],"minimum":[59],"and":[60,77,107,119],"maximum":[61],"periods":[63],"in":[64,88,114],"timely":[66,75],"manner.":[67],"As":[68],"result,":[70],"performance":[71],"hazards":[72],"be":[74,81],"exposed":[76],"an":[78],"alarm":[79],"raised":[82],"earlier.":[83],"most":[85],"unique":[86],"contribution":[87],"work":[90],"design":[93],"novel":[96],"Time-to-Digital":[98],"converter":[99],"(TDC).":[100],"We":[101],"have":[102],"implemented":[103],"integrated":[108],"it":[109],"with":[110],"cell-based":[112],"90nm":[116],"CMOS":[117],"process":[118],"post-layout":[120],"simulation":[121],"conducted":[123],"to":[124,137,155],"verify":[125],"its":[126],"effectiveness.":[127],"Experimental":[128],"results":[129],"show":[130],"that":[131],"able":[136],"detect":[138],"some":[139,156],"dangerous":[140],"conditions":[141],"when":[142],"exhibits":[149],"abnormal":[150],"cycle":[152],"times":[153],"due":[154],"online":[157],"transient":[158],"fault.":[159]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}