{"id":"https://openalex.org/W4413755528","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130308","title":"Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V","display_name":"Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755528","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130308"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.qub.ac.uk/en/publications/e6f24b6b-6cf8-476c-bf3c-129f721e59f1","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005067066","display_name":"Alperen Bolat","orcid":"https://orcid.org/0000-0003-0170-8038"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Alperen Bolat","raw_affiliation_strings":["Queen’s University Belfast,Belfast,United Kingdom"],"affiliations":[{"raw_affiliation_string":"Queen’s University Belfast,Belfast,United Kingdom","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103745938","display_name":"Sakir Sezer","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sakir Sezer","raw_affiliation_strings":["Queen’s University Belfast,Belfast,United Kingdom"],"affiliations":[{"raw_affiliation_string":"Queen’s University Belfast,Belfast,United Kingdom","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027789250","display_name":"Kieran McLaughlin","orcid":"https://orcid.org/0000-0002-1299-2364"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Kieran McLaughlin","raw_affiliation_strings":["Queen’s University Belfast,Belfast,United Kingdom"],"affiliations":[{"raw_affiliation_string":"Queen’s University Belfast,Belfast,United Kingdom","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019007983","display_name":"Henry Hui","orcid":"https://orcid.org/0000-0002-8981-5462"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Henry Hui","raw_affiliation_strings":["Queen’s University Belfast,Belfast,United Kingdom"],"affiliations":[{"raw_affiliation_string":"Queen’s University Belfast,Belfast,United Kingdom","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5005067066"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.77112165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9375,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9375,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9366999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.9100000262260437,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.8048630356788635},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.7412142157554626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7243501543998718},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6960987448692322},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5833656191825867},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5256876945495605},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3760315477848053},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37456682324409485}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.8048630356788635},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.7412142157554626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7243501543998718},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6960987448692322},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5833656191825867},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5256876945495605},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3760315477848053},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37456682324409485},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:openaire/e6f24b6b-6cf8-476c-bf3c-129f721e59f1","is_oa":true,"landing_page_url":"https://pure.qub.ac.uk/en/publications/e6f24b6b-6cf8-476c-bf3c-129f721e59f1","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bolat, A, Sezer, S, McLaughlin, K & Hui, H 2025, Microarchitecture design and benchmarking of custom SHA-3 instruction for RISC-V. in 2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI): Proceedings. IEEE Computer Society Annual Symposium on VLSI (ISVLSI): Proceedings, Institute of Electrical and Electronics Engineers Inc., IEEE Computer Society Annual Symposium on VLSI: ISVLSI 2025, Kalamata, Greece, 06/07/2025. https://doi.org/10.1109/ISVLSI65124.2025.11130308","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:pure.qub.ac.uk/portal:openaire/e6f24b6b-6cf8-476c-bf3c-129f721e59f1","is_oa":true,"landing_page_url":"https://pure.qub.ac.uk/en/publications/e6f24b6b-6cf8-476c-bf3c-129f721e59f1","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bolat, A, Sezer, S, McLaughlin, K & Hui, H 2025, Microarchitecture design and benchmarking of custom SHA-3 instruction for RISC-V. in 2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI): Proceedings. IEEE Computer Society Annual Symposium on VLSI (ISVLSI): Proceedings, Institute of Electrical and Electronics Engineers Inc., IEEE Computer Society Annual Symposium on VLSI: ISVLSI 2025, Kalamata, Greece, 06/07/2025. https://doi.org/10.1109/ISVLSI65124.2025.11130308","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320335087","display_name":"Innovate UK","ror":"https://ror.org/05ar5fy68"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1594155875","https://openalex.org/W2040347758","https://openalex.org/W2122943774","https://openalex.org/W2610744771","https://openalex.org/W2898671151","https://openalex.org/W2936567838","https://openalex.org/W3101582644","https://openalex.org/W3107059402","https://openalex.org/W4232751114","https://openalex.org/W4379115978","https://openalex.org/W4385521000","https://openalex.org/W4386953138","https://openalex.org/W4401942433"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W122453572","https://openalex.org/W4200599950","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W4413068361","https://openalex.org/W1980898636","https://openalex.org/W2045325972","https://openalex.org/W2141090099"],"abstract_inverted_index":{"Integrating":[0],"cryptographic":[1,22,189],"accelerators":[2],"into":[3,171],"modern":[4],"CPU":[5,120],"architectures":[6],"presents":[7],"unique":[8],"microarchitectural":[9,74,181],"challenges,":[10],"particularly":[11],"when":[12],"extending":[13],"instruction":[14,91,116,190],"sets":[15],"with":[16,152],"complex":[17],"and":[18,28,54,103,111,126,144,159,174],"multistage":[19],"operations.":[20],"Hardware-assisted":[21],"instructions,":[23],"such":[24],"as":[25,88],"Intel\u2019s":[26],"AES-NI":[27],"ARM\u2019s":[29],"custom":[30,90,115],"instructions":[31],"for":[32,117,138,148,187],"encryption":[33],"workloads,":[34,151],"have":[35],"demonstrated":[36],"substantial":[37],"performance":[38,132],"improvements.":[39],"However,":[40],"efficient":[41],"SHA-3":[42,85,114,141,177],"acceleration":[43,178],"remains":[44],"an":[45],"open":[46],"problem":[47],"due":[48],"to":[49,136,146],"its":[50],"distinct":[51],"permutation-based":[52],"structure":[53],"memory":[55],"access":[56],"patterns.":[57],"Existing":[58],"solutions":[59],"primarily":[60],"rely":[61],"on":[62,97],"standalone":[63],"coprocessors":[64],"or":[65],"software":[66,142,150],"optimizations,":[67],"often":[68],"avoiding":[69],"the":[70,79,118,172,180],"complexities":[71],"of":[72,82,134,176],"direct":[73],"integration.":[75],"This":[76],"study":[77],"investigates":[78],"architectural":[80],"challenges":[81],"embedding":[83],"a":[84,89,93,113,154,160],"permutation":[86],"operation":[87],"within":[92],"general-purpose":[94],"processor,":[95],"focusing":[96],"pipelined":[98],"simultaneous":[99],"execution,":[100],"storage":[101],"utilization,":[102],"hardware":[104],"cost.":[105],"In":[106],"this":[107],"paper,":[108],"we":[109],"investigated":[110],"prototyped":[112],"RISC-V":[119,139],"architecture.":[121],"Using":[122],"cycle-accurate":[123],"GEM5":[124],"simulations":[125],"FPGA":[127],"prototyping,":[128],"our":[129],"results":[130],"demonstrate":[131],"improvements":[133],"up":[135,145],"8.02\u00d7":[137],"optimized":[140],"workloads":[143],"46.31\u00d7":[147],"Keccak-specific":[149],"only":[153],"15.09%":[155],"increase":[156,162],"in":[157,163],"registers":[158],"11.51%":[161],"LUT":[164],"utilization.":[165],"These":[166],"findings":[167],"provide":[168],"critical":[169],"insights":[170],"feasibility":[173],"impact":[175],"at":[179],"level,":[182],"highlighting":[183],"practical":[184],"design":[185],"considerations":[186],"future":[188],"set":[191],"extensions.":[192]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}