{"id":"https://openalex.org/W4413755168","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130256","title":"PV-Clock: Process Variation-Aware 3D Clock Network Synthesis for Robust and Power-Efficient Timing Optimization","display_name":"PV-Clock: Process Variation-Aware 3D Clock Network Synthesis for Robust and Power-Efficient Timing Optimization","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755168","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130256"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100641844","display_name":"Yiyu Wang","orcid":"https://orcid.org/0000-0001-7796-9555"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yiyu Wang","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering,Beijing,China,100191"],"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering,Beijing,China,100191","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Aristotle University of Thessaloniki,ECE Department,Thessaloniki,Greece"],"affiliations":[{"raw_affiliation_string":"Aristotle University of Thessaloniki,ECE Department,Thessaloniki,Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100431435","display_name":"Rui Wang","orcid":"https://orcid.org/0009-0004-5900-605X"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rui Wang","raw_affiliation_strings":["Beihang University,School of Computer Science and Engineering,Beijing,China,100191"],"affiliations":[{"raw_affiliation_string":"Beihang University,School of Computer Science and Engineering,Beijing,China,100191","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091884273","display_name":"Yuanqing Cheng","orcid":"https://orcid.org/0000-0003-2477-314X"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanqing Cheng","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering,Beijing,China,100191"],"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering,Beijing,China,100191","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100641844"],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27238836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6912903785705566},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6732718348503113},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6072342395782471},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5413233637809753},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.5343078374862671},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.524908185005188},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4919295310974121},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.46134358644485474},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4518543779850006},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4135437607765198},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24729889631271362},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2259449064731598},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.163373202085495},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09060272574424744}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6912903785705566},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6732718348503113},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6072342395782471},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5413233637809753},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.5343078374862671},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.524908185005188},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4919295310974121},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.46134358644485474},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4518543779850006},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4135437607765198},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24729889631271362},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2259449064731598},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.163373202085495},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09060272574424744},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7400000095367432}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2012846815","https://openalex.org/W2158473722","https://openalex.org/W2164515066","https://openalex.org/W2328170576","https://openalex.org/W4280589709","https://openalex.org/W4394707432"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W4247089581","https://openalex.org/W1596690381","https://openalex.org/W2087612346","https://openalex.org/W4233392352"],"abstract_inverted_index":{"Three-dimensional":[0],"integration":[1,14],"technology":[2],"enables":[3],"higher":[4],"density":[5,15],"and":[6,32,60,93,131],"heterogeneous":[7],"integration,":[8],"extending":[9],"Moore\u2019s":[10],"Law.":[11],"However,":[12],"increasing":[13],"complicates":[16],"clock":[17,34,45,76,91,104,117,134],"network":[18,77],"design.":[19],"Existing":[20],"synthesis":[21,78],"methods":[22],"often":[23,47],"neglect":[24],"process":[25,74,129],"variations,":[26],"which":[27],"are":[28],"inherent":[29],"in":[30,127],"fabrication":[31],"degrade":[33],"signal":[35],"precision.":[36],"Additionally,":[37],"optimizing":[38,132],"one":[39],"design":[40,58],"metric,":[41],"such":[42],"as":[43],"reducing":[44],"skew,":[46],"increases":[48],"power":[49,94,118],"consumption,":[50],"limiting":[51],"overall":[52],"efficiency.":[53],"These":[54],"trade-offs":[55],"restrict":[56],"the":[57,124],"space":[59],"hinder":[61],"3D":[62,133],"IC":[63],"performance.":[64],"To":[65],"address":[66],"these":[67],"challenges,":[68],"this":[69],"paper":[70],"proposes":[71],"a":[72,81],"novel":[73],"variation-aware":[75],"technique":[79],"incorporating":[80],"multi-objective":[82],"collaborative":[83],"optimization":[84],"framework.":[85],"The":[86],"proposed":[87],"method":[88],"effectively":[89],"balances":[90],"skew":[92,105],"consumption":[95],"while":[96,116],"enhancing":[97],"robustness.":[98],"Experimental":[99],"results":[100],"demonstrate":[101],"significant":[102],"improvements:":[103],"is":[106],"reduced":[107],"from":[108],"$21.54":[109],"p":[110,114],"s$":[111],"to":[112],"$15.02":[113],"s$,":[115],"decreases":[119],"by":[120],"$23.8":[121],"\\%$,":[122],"highlighting":[123],"method\u2019s":[125],"effectiveness":[126],"mitigating":[128],"variations":[130],"networks.":[135]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}