{"id":"https://openalex.org/W4413755267","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130236","title":"Tunable Approximate Booth Multiplier","display_name":"Tunable Approximate Booth Multiplier","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755267","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130236"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002498100","display_name":"Ioannis Rizos","orcid":null},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Ioannis Rizos","raw_affiliation_strings":["University of Ioannina,Department of Computer Science & Engineering,Ioannina,Greece"],"affiliations":[{"raw_affiliation_string":"University of Ioannina,Department of Computer Science & Engineering,Ioannina,Greece","institution_ids":["https://openalex.org/I194019607"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069538581","display_name":"Georgios Papatheodorou","orcid":null},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Papatheodorou","raw_affiliation_strings":["University of Ioannina,Department of Computer Science & Engineering,Ioannina,Greece"],"affiliations":[{"raw_affiliation_string":"University of Ioannina,Department of Computer Science & Engineering,Ioannina,Greece","institution_ids":["https://openalex.org/I194019607"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039317978","display_name":"Aristides Efthymiou","orcid":"https://orcid.org/0000-0002-2472-982X"},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Aristides Efthymiou","raw_affiliation_strings":["University of Ioannina,Department of Computer Science & Engineering,Ioannina,Greece"],"affiliations":[{"raw_affiliation_string":"University of Ioannina,Department of Computer Science & Engineering,Ioannina,Greece","institution_ids":["https://openalex.org/I194019607"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002498100"],"corresponding_institution_ids":["https://openalex.org/I194019607"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27002098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5290718674659729},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4463287889957428}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5290718674659729},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4463287889957428},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130236","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"A":[0,18],"novel":[1],"method":[2,77,144],"for":[3,78,106,118,130,167],"generating":[4],"tunable":[5,37,61,81],"approximate":[6,157],"multipliers":[7,82,101],"based":[8],"on":[9],"the":[10,40,84,109,116,168],"original,":[11],"radix-2,":[12],"Booth":[13],"multiplication":[14],"algorithm":[15],"is":[16,36,89],"proposed.":[17],"configurable":[19],"number":[20,41],"of":[21,34,42,83,102,108],"partial":[22,43,68],"products":[23,44],"are":[24],"generated":[25],"and":[26,46,57,65,111,127,133],"added":[27],"in":[28,92,137,163],"descending":[29],"significance":[30],"order.":[31],"The":[32,87],"degree":[33],"approximation":[35],"by":[38],"selecting":[39],"used":[45],"an":[47],"exact":[48],"result":[49],"can":[50,96],"be":[51,97],"calculated":[52],"if":[53],"required.":[54],"We":[55,72,114],"present":[56],"evaluate":[58,115],"a":[59,76],"run-time":[60],"implementation,":[62],"which":[63,95],"generates":[64],"accumulates":[66],"one":[67],"product":[69],"per":[70],"cycle.":[71],"also":[73],"briefly":[74],"outline":[75],"producing":[79,160],"design-time":[80],"same":[85],"method.":[86],"implementation":[88],"open":[90],"sourced":[91],"parameterizable":[93],"Verilog":[94],"synthesized":[98],"into":[99],"signed":[100],"arbitrary":[103],"bit":[104],"width":[105],"each":[107],"multiplier":[110],"multiplicand":[112],"inputs.":[113],"design":[117],"8,":[119],"16,":[120],"32-bit":[121],"widths,":[122],"presenting":[123],"accuracy,":[124],"area,":[125],"delay":[126],"power":[128],"metrics":[129],"all":[131],"sizes,":[132],"report":[134],"its":[135],"performance":[136],"simple":[138],"error-tolerant":[139],"image":[140,169],"processing":[141,170],"applications.":[142,171],"This":[143],"produces":[145],"much":[146],"better":[147],"Mean":[148],"Average":[149],"Relative":[150],"Error":[151],"(MARE)":[152],"results":[153,162],"than":[154],"most":[155],"state-of-the-art":[156],"multipliers,":[158],"while":[159],"excellent":[161],"just":[164],"2":[165],"cycles":[166]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}