{"id":"https://openalex.org/W4386486835","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238640","title":"L-BANCS: A Multi-Phase Tile Design for Nanomagnetic Logic","display_name":"L-BANCS: A Multi-Phase Tile Design for Nanomagnetic Logic","publication_year":2023,"publication_date":"2023-06-20","ids":{"openalex":"https://openalex.org/W4386486835","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238640"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi59464.2023.10238640","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isvlsi59464.2023.10238640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090527890","display_name":"Ruan Evangelista Formigoni","orcid":"https://orcid.org/0000-0002-1574-3240"},"institutions":[{"id":"https://openalex.org/I4210135767","display_name":"Instituto Florestal","ror":"https://ror.org/03m4ve365","country_code":"BR","type":"education","lineage":["https://openalex.org/I4210133215","https://openalex.org/I4210135767"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ruan E. Formigoni","raw_affiliation_strings":["Federal University of Viçosa,Science and Technology Institute,Florestal,Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Viçosa,Science and Technology Institute,Florestal,Brazil","institution_ids":["https://openalex.org/I4210135767"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016370549","display_name":"Ricardo Ferreira","orcid":"https://orcid.org/0000-0003-1802-7829"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ricardo S. Ferreira","raw_affiliation_strings":["Federal University of Viçosa,Department of Informatics,Viçosa,Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Viçosa,Department of Informatics,Viçosa,Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023995796","display_name":"Omar P. Vilela Neto","orcid":"https://orcid.org/0000-0003-1769-0629"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Omar P. Vilela Neto","raw_affiliation_strings":["Federal University of Minas Gerais,Department of Computer Science,Belo Horizonte,Brazil","Department of Computer Science, Federal University of Minas Gerais, Belo Horizonte, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Minas Gerais,Department of Computer Science,Belo Horizonte,Brazil","institution_ids":["https://openalex.org/I110200422"]},{"raw_affiliation_string":"Department of Computer Science, Federal University of Minas Gerais, Belo Horizonte, Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068177643","display_name":"Jos\u00e9 Augusto M. Nacif","orcid":"https://orcid.org/0000-0003-0703-5620"},"institutions":[{"id":"https://openalex.org/I4210135767","display_name":"Instituto Florestal","ror":"https://ror.org/03m4ve365","country_code":"BR","type":"education","lineage":["https://openalex.org/I4210133215","https://openalex.org/I4210135767"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Augusto M. Nacif","raw_affiliation_strings":["Federal University of Viçosa,Science and Technology Institute,Florestal,Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Viçosa,Science and Technology Institute,Florestal,Brazil","institution_ids":["https://openalex.org/I4210135767"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090527890"],"corresponding_institution_ids":["https://openalex.org/I4210135767"],"apc_list":null,"apc_paid":null,"fwci":0.2017,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55235735,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6800312995910645},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6278707981109619},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6125256419181824},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5262236595153809},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5014469623565674},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.49758175015449524},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4557360112667084},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.443013459444046},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.42987948656082153},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4265816807746887},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3943444490432739},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37255915999412537},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35543638467788696},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.33612459897994995},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24144798517227173},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2103310227394104},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09618186950683594}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6800312995910645},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6278707981109619},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6125256419181824},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5262236595153809},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5014469623565674},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.49758175015449524},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4557360112667084},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.443013459444046},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.42987948656082153},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4265816807746887},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3943444490432739},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37255915999412537},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35543638467788696},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.33612459897994995},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24144798517227173},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2103310227394104},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09618186950683594},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi59464.2023.10238640","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isvlsi59464.2023.10238640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6000000238418579}],"awards":[],"funders":[{"id":"https://openalex.org/F4320308239","display_name":"EMI","ror":"https://ror.org/01qstkr73"},{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1581630807","https://openalex.org/W1982875408","https://openalex.org/W2022891092","https://openalex.org/W2025858505","https://openalex.org/W2028294129","https://openalex.org/W2053828888","https://openalex.org/W2146911086","https://openalex.org/W2153631338","https://openalex.org/W2160210493","https://openalex.org/W2168175587","https://openalex.org/W2169757251","https://openalex.org/W2495506608","https://openalex.org/W2540088678","https://openalex.org/W2568332320","https://openalex.org/W2757599020","https://openalex.org/W2884203632","https://openalex.org/W2896336169","https://openalex.org/W2900553505","https://openalex.org/W2977688939","https://openalex.org/W2995923571","https://openalex.org/W3132160291","https://openalex.org/W3164929969","https://openalex.org/W4282564800","https://openalex.org/W6656887319"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2170504327","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2766377030","https://openalex.org/W2542337934","https://openalex.org/W1985308002","https://openalex.org/W2789349722"],"abstract_inverted_index":{"The":[0],"CMOS":[1,15],"(Complementary":[2],"Metal":[3],"Oxide":[4],"Semiconductor)":[5],"technology":[6],"is":[7,64],"the":[8,71,85,103],"industry":[9],"standard":[10],"for":[11,75,80,97,128],"chip":[12],"fabrication.":[13],"Currently,":[14],"faces":[16],"ever-increasing":[17],"thermal,":[18],"power,":[19],"and":[20,69,77,111],"miniaturization":[21],"challenges.":[22],"As":[23],"a":[24,53,92,98,113,124,129],"result,":[25],"researchers":[26],"are":[27],"putting":[28],"efforts":[29],"into":[30],"novel":[31,54],"alternative":[32],"technologies":[33],"to":[34,46,58,67,115],"handle":[35],"these":[36],"issues,":[37,110],"such":[38],"as":[39],"nanomagnetic":[40],"logic":[41],"(NML),":[42],"which":[43,95],"uses":[44],"nanomagnets":[45],"perform":[47],"binary":[48],"logic.":[49],"This":[50],"paper":[51],"presents":[52],"L-Shaped":[55],"clocking":[56,87],"scheme":[57,88],"synchronize":[59],"NML":[60,119],"circuits.":[61],"Our":[62,121],"proposal":[63],"scalable,":[65],"simple":[66],"use,":[68],"reduces":[70],"number":[72],"of":[73,105],"constraints":[74],"placement":[76],"routing":[78],"algorithms":[79],"circuit":[81],"generation.":[82],"In":[83],"addition,":[84],"L-Shape":[86],"introduces":[89,112],"tiles":[90],"with":[91,117,138],"multi-phase":[93],"design,":[94],"allows":[96],"reduced":[99],"area":[100,131],"overhead":[101],"at":[102],"cost":[104],"latency,":[106],"solves":[107],"feedback":[108],"path":[109],"model":[114],"work":[116,137],"modern":[118],"features.":[120],"results":[122],"demonstrate":[123],"small":[125],"latency":[126],"trade-off":[127],"considerable":[130],"reduction.":[132],"Finally,":[133],"we":[134],"validate":[135],"our":[136],"layouts":[139],"in":[140],"Topolinano.":[141]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}