{"id":"https://openalex.org/W4386474830","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238634","title":"Grep: Performance Enhancement in MultiCore Processors using an Adaptive Graph Prefetcher","display_name":"Grep: Performance Enhancement in MultiCore Processors using an Adaptive Graph Prefetcher","publication_year":2023,"publication_date":"2023-06-20","ids":{"openalex":"https://openalex.org/W4386474830","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238634"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi59464.2023.10238634","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isvlsi59464.2023.10238634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092762681","display_name":"Indranee Kashyap","orcid":null},"institutions":[{"id":"https://openalex.org/I3132695963","display_name":"MVN University","ror":"https://ror.org/01y8d6z34","country_code":"IN","type":"education","lineage":["https://openalex.org/I3132695963"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Indranee Kashyap","raw_affiliation_strings":["RV University,School of Computer Science and Engineering,India","School of Computer Science and Engineering, RV University, India"],"affiliations":[{"raw_affiliation_string":"RV University,School of Computer Science and Engineering,India","institution_ids":["https://openalex.org/I3132695963"]},{"raw_affiliation_string":"School of Computer Science and Engineering, RV University, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079425677","display_name":"Dipika Deb","orcid":"https://orcid.org/0000-0002-0832-9615"},"institutions":[{"id":"https://openalex.org/I126601174","display_name":"Tezpur University","ror":"https://ror.org/005x56091","country_code":"IN","type":"education","lineage":["https://openalex.org/I126601174"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dipika Deb","raw_affiliation_strings":["Tezpur University,Dept. of Computer Science and Engineering,India","Dept. of Computer Science and Engineering, Tezpur University, India"],"affiliations":[{"raw_affiliation_string":"Tezpur University,Dept. of Computer Science and Engineering,India","institution_ids":["https://openalex.org/I126601174"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Tezpur University, India","institution_ids":["https://openalex.org/I126601174"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060928888","display_name":"Nityananda Sarma","orcid":"https://orcid.org/0000-0001-8288-1080"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]},{"id":"https://openalex.org/I4210089896","display_name":"Indian Institute of Information Technology Guwahati","ror":"https://ror.org/00bb9ch64","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210089896"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nityananda Sarma","raw_affiliation_strings":["Indian Institute of Technology Guwahati,Dept. of Computer Science and Engineering,India","Dept. of Computer Science and Engineering, Indian Institute of Technology Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati,Dept. of Computer Science and Engineering,India","institution_ids":["https://openalex.org/I1317621060","https://openalex.org/I4210089896"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Indian Institute of Technology Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5092762681"],"corresponding_institution_ids":["https://openalex.org/I3132695963"],"apc_list":null,"apc_paid":null,"fwci":0.607,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6298512,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7939035892486572},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7471926808357239},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6158455610275269},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5377016663551331},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.46890437602996826},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32891646027565},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.18033742904663086}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7939035892486572},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7471926808357239},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6158455610275269},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5377016663551331},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.46890437602996826},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32891646027565},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.18033742904663086}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi59464.2023.10238634","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isvlsi59464.2023.10238634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2001770111","https://openalex.org/W2018689653","https://openalex.org/W2125754106","https://openalex.org/W2152659795","https://openalex.org/W2162773908","https://openalex.org/W2169665207","https://openalex.org/W2234679013","https://openalex.org/W2310426546","https://openalex.org/W2329976284","https://openalex.org/W2796645376","https://openalex.org/W3114469832","https://openalex.org/W4237279653","https://openalex.org/W4241590855","https://openalex.org/W4292169167","https://openalex.org/W4307473701","https://openalex.org/W6650782839","https://openalex.org/W6698392846","https://openalex.org/W6846450229"],"related_works":["https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2079303253","https://openalex.org/W2104702637","https://openalex.org/W4248099758","https://openalex.org/W2979015021","https://openalex.org/W3023876411"],"abstract_inverted_index":{"Memory":[0],"latency":[1,29],"and":[2,66,76,96,134,144,174,178],"off-chip":[3],"bandwidth":[4],"have":[5],"been":[6],"struggling":[7],"to":[8,72,182],"keep":[9],"up":[10],"with":[11,165],"computing":[12],"performance":[13],"in":[14,23,99,111,147,158],"modern":[15],"computer":[16],"systems.":[17],"In":[18],"this":[19],"regard,":[20],"prefetching":[21,79],"helps":[22],"masking":[24],"the":[25,112,122,132,148,159],"long":[26],"memory":[27,39],"access":[28,40],"at":[30],"various":[31],"cache":[32,48,94,123,138],"levels":[33],"by":[34,125,176],"continuously":[35],"monitoring":[36],"an":[37,85,127,155],"application\u2019s":[38],"pattern.":[41],"Upon":[42,154],"detecting":[43],"a":[44,118,166],"pattern,":[45],"it":[46,116,170],"prefetches":[47,97,163],"block":[49,98,139,164],"ahead":[50],"of":[51,136],"its":[52],"use.":[53],"However,":[54],"complex":[55],"patterns":[56,110,146],"such":[57],"as":[58],"directed":[59],"or":[60],"indirected":[61],"pointer":[62],"access,":[63],"linked":[64],"lists,":[65],"so":[67],"on":[68],"does":[69,106],"not":[70,107],"adhere":[71],"any":[73],"specific":[74],"pattern":[75],"hence,":[77],"makes":[78],"impossible.":[80],"The":[81],"paper":[82],"proposes":[83],"Grep,":[84],"adaptive":[86],"graph":[87,129],"based":[88],"data":[89],"prefetcher":[90],"that":[91,130],"monitors":[92],"L1D":[93],"misses":[95,124],"L2":[100],"cache.":[101],"Unlike":[102],"state-of-the-art":[103],"prefetchers,":[104],"Grep":[105,162],"search":[108],"for":[109],"miss":[113,149],"stream.":[114],"Rather,":[115],"generates":[117],"predecessor-successor":[119],"relationship":[120],"among":[121],"constructing":[126],"occurrence":[128,160],"stores":[131],"frequency":[133],"sequence":[135],"subsequent":[137],"accesses.":[140],"Therefore,":[141],"both":[142],"regular":[143],"irregular":[145],"stream":[150],"can":[151],"be":[152],"predicted.":[153],"address":[156],"match":[157],"graph,":[161],"confidence":[167],"value.":[168],"Experimentally,":[169],"improves":[171],"prefetch":[172],"coverage":[173],"accuracy":[175],"35.5%":[177],"18.8%,":[179],"respectively,":[180],"compared":[181],"SPP.":[183]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}