{"id":"https://openalex.org/W2146665136","doi":"https://doi.org/10.1109/isvlsi.2003.1183360","title":"Architecture, memory and interface technology integration of an industrial/ academic configurable system-on-chip (CSoC)","display_name":"Architecture, memory and interface technology integration of an industrial/ academic configurable system-on-chip (CSoC)","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2146665136","doi":"https://doi.org/10.1109/isvlsi.2003.1183360","mag":"2146665136"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2003.1183360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I4210088543","display_name":"Institut f\u00fcr Informationsverarbeitung","ror":"https://ror.org/0047j9t38","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210088543"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Becker","raw_affiliation_strings":["Institut fuer Technik der Informationsverarbeitung, Universitaet Karlsruhe, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut fuer Technik der Informationsverarbeitung, Universitaet Karlsruhe, Karlsruhe, Germany","institution_ids":["https://openalex.org/I4210088543"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062770961","display_name":"M. Vorbach","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Vorbach","raw_affiliation_strings":["PACT XPP Technologies AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PACT XPP Technologies AG, Munich, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.6982,"has_fulltext":false,"cited_by_count":59,"citation_normalized_percentile":{"value":0.96276198,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.7944445610046387},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6583496928215027},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6550309062004089},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.618736743927002},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5590088963508606},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5343296527862549},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5327997207641602},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5315577387809753},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5186535716056824},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5002872943878174},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38260045647621155},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22695928812026978},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20733803510665894},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18117445707321167},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15654483437538147}],"concepts":[{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.7944445610046387},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6583496928215027},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6550309062004089},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.618736743927002},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5590088963508606},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5343296527862549},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5327997207641602},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5315577387809753},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5186535716056824},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5002872943878174},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38260045647621155},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22695928812026978},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20733803510665894},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18117445707321167},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15654483437538147},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2003.1183360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1649101858","https://openalex.org/W1837279029","https://openalex.org/W2083868341","https://openalex.org/W2112786708","https://openalex.org/W2117099910","https://openalex.org/W2127430515","https://openalex.org/W2137570657","https://openalex.org/W2346756768","https://openalex.org/W4234479839","https://openalex.org/W4243165422","https://openalex.org/W4254021074","https://openalex.org/W6638834831","https://openalex.org/W6676638905","https://openalex.org/W6704836821"],"related_works":["https://openalex.org/W2982321410","https://openalex.org/W2392004567","https://openalex.org/W2940029036","https://openalex.org/W4388292429","https://openalex.org/W2756595502","https://openalex.org/W2046296964","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2115579119","https://openalex.org/W2136854845"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,78],"actual":[4],"status":[5],"and":[6,34,57],"results":[7],"of":[8,16,26,83],"a":[9,17,22],"dynamically":[10],"configurable":[11,99],"system-on-chip":[12],"(CSoC)":[13],"integration,":[14],"consisting":[15],"SPAR":[18],"C-compatible":[19],"LEON":[20],"processor-core,":[21],"commercial":[23],"coarse-grain":[24],"XPP-array":[25],"suitable":[27],"size":[28],"from":[29],"PACT":[30],"XPP":[31],"Technologies":[32],"AG,":[33],"application-tailored":[35],"global/local":[36],"memory":[37],"topology":[38],"with":[39],"efficient":[40],"Amba-based":[41],"communication":[42],"interfaces.":[43],"The":[44],"given":[45],"adaptive":[46],"architecture":[47],"is":[48],"synthesized":[49],"within":[50],"an":[51],"industrial/academic":[52],"SoC":[53],"project":[54],"onto":[55],"0.18":[56],"0.13":[58],"/spl":[59],"mu/m":[60],"UMC":[61],"CMOS":[62,72],"technologies":[63],"at":[64],"Universitaet":[65],"Karlsruhe":[66],"(TH).":[67],"Due":[68],"to":[69],"exponentially":[70],"increasing":[71],"mask":[73],"costs,":[74],"essential":[75],"aspects":[76],"for":[77],"industry":[79],"are":[80],"now":[81],"adaptivity":[82],"SoCs,":[84],"which":[85],"can":[86],"be":[87],"realized":[88],"by":[89],"integrating":[90],"reconfigurable":[91],"re-usable":[92],"hardware":[93],"parts":[94],"on":[95],"different":[96],"granularities":[97],"into":[98],"systems-on-chip":[100],"(CSoCs).":[101]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}