{"id":"https://openalex.org/W2761162340","doi":"https://doi.org/10.1109/isvdat.2016.8064897","title":"Reducing FIFO buffer power using architectural alternatives at RTL","display_name":"Reducing FIFO buffer power using architectural alternatives at RTL","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2761162340","doi":"https://doi.org/10.1109/isvdat.2016.8064897","mag":"2761162340"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100701437","display_name":"Ashish Sharma","orcid":"https://orcid.org/0000-0001-6636-4219"},"institutions":[{"id":"https://openalex.org/I83205935","display_name":"Malaviya National Institute of Technology Jaipur","ror":"https://ror.org/0077k1j32","country_code":"IN","type":"education","lineage":["https://openalex.org/I83205935"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ashish Sharma","raw_affiliation_strings":["Malaviya National Institute of Technology, Jaipur, Rajasthan, IN"],"affiliations":[{"raw_affiliation_string":"Malaviya National Institute of Technology, Jaipur, Rajasthan, IN","institution_ids":["https://openalex.org/I83205935"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061036592","display_name":"Ruby Ansar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126659","display_name":"Poornima University","ror":"https://ror.org/03gnqp653","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210126659"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ruby Ansar","raw_affiliation_strings":["Poornima College of Engineering, Jaipur, India"],"affiliations":[{"raw_affiliation_string":"Poornima College of Engineering, Jaipur, India","institution_ids":["https://openalex.org/I4210126659"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028420263","display_name":"Manoj Singh Gaur","orcid":"https://orcid.org/0000-0002-0497-721X"},"institutions":[{"id":"https://openalex.org/I83205935","display_name":"Malaviya National Institute of Technology Jaipur","ror":"https://ror.org/0077k1j32","country_code":"IN","type":"education","lineage":["https://openalex.org/I83205935"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manoj Singh Gaur","raw_affiliation_strings":["Malaviya National Institute of Technology, Jaipur, Rajasthan, IN"],"affiliations":[{"raw_affiliation_string":"Malaviya National Institute of Technology, Jaipur, Rajasthan, IN","institution_ids":["https://openalex.org/I83205935"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077768587","display_name":"Lava Bhargava","orcid":"https://orcid.org/0000-0002-6852-0227"},"institutions":[{"id":"https://openalex.org/I83205935","display_name":"Malaviya National Institute of Technology Jaipur","ror":"https://ror.org/0077k1j32","country_code":"IN","type":"education","lineage":["https://openalex.org/I83205935"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lava Bhargava","raw_affiliation_strings":["Malaviya National Institute of Technology, Jaipur, Rajasthan, IN"],"affiliations":[{"raw_affiliation_string":"Malaviya National Institute of Technology, Jaipur, Rajasthan, IN","institution_ids":["https://openalex.org/I83205935"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087820056","display_name":"Vijay Laxmi","orcid":"https://orcid.org/0000-0002-3662-8487"},"institutions":[{"id":"https://openalex.org/I83205935","display_name":"Malaviya National Institute of Technology Jaipur","ror":"https://ror.org/0077k1j32","country_code":"IN","type":"education","lineage":["https://openalex.org/I83205935"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vijay Laxmi","raw_affiliation_strings":["Malaviya National Institute of Technology, Jaipur, Rajasthan, IN"],"affiliations":[{"raw_affiliation_string":"Malaviya National Institute of Technology, Jaipur, Rajasthan, IN","institution_ids":["https://openalex.org/I83205935"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100701437"],"corresponding_institution_ids":["https://openalex.org/I83205935"],"apc_list":null,"apc_paid":null,"fwci":0.2895,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6832609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8131488561630249},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.7851017713546753},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7195543646812439},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6903313994407654},{"id":"https://openalex.org/keywords/virtual-channel","display_name":"Virtual channel","score":0.6561170816421509},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5876258611679077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5266744494438171},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.48381417989730835},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4651898443698883},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.441920667886734},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.43395501375198364},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.42308205366134644},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38374459743499756},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3028874397277832},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21737140417099},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2004433274269104},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.19967705011367798},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19404947757720947},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13935038447380066},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.09362879395484924},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.08332231640815735},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08285704255104065}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8131488561630249},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.7851017713546753},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7195543646812439},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6903313994407654},{"id":"https://openalex.org/C2777076873","wikidata":"https://www.wikidata.org/wiki/Q2291875","display_name":"Virtual channel","level":3,"score":0.6561170816421509},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5876258611679077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5266744494438171},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.48381417989730835},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4651898443698883},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.441920667886734},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.43395501375198364},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.42308205366134644},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38374459743499756},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3028874397277832},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21737140417099},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2004433274269104},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.19967705011367798},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19404947757720947},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13935038447380066},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.09362879395484924},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.08332231640815735},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08285704255104065},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1534798457","https://openalex.org/W1988124841","https://openalex.org/W2049247044","https://openalex.org/W2096804204","https://openalex.org/W2102387714","https://openalex.org/W2144658863","https://openalex.org/W2147671891","https://openalex.org/W2149935279","https://openalex.org/W4235990555"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W4390197045","https://openalex.org/W1510566755","https://openalex.org/W4562818","https://openalex.org/W2421981162","https://openalex.org/W2761162340","https://openalex.org/W4254183379"],"abstract_inverted_index":{"NoC":[0,17,54,131],"has":[1,70,147],"a":[2,24,48,122],"significant":[3,123],"impact":[4],"on":[5,112,115,154,159],"the":[6,19,33,43,57,63,109,133],"power,":[7],"area":[8],"and":[9,32,83,156],"performance":[10],"of":[11,16,23,36,40,53,60,142],"multi-core":[12],"architectures.":[13],"The":[14],"contribution":[15],"in":[18,125,129,144],"total":[20],"power":[21,50,58,69,77,128,135,146],"budget":[22],"CMP":[25],"is":[26,136],"approximately":[27],"30":[28],"to":[29,46],"40%":[30],"[1],":[31],"input":[34,102,165],"buffers":[35,104,167],"router":[37],"consume":[38],"most":[39],"it.":[41],"Therefore,":[42],"designers":[44],"need":[45],"design":[47],"low":[49],"communication":[51],"architecture":[52],"by":[55,73,138,150],"reducing":[56],"consumption":[59],"buffers.":[61],"In":[62,89],"existing":[64],"techniques,":[65],"virtual":[66,81],"channel":[67,103,166],"buffer":[68,75,127],"been":[71,148],"optimized":[72,137],"employing":[74],"sharing,":[76],"gating":[78,100,111,153,169],"with":[79],"flexible":[80],"channels":[82],"Dynamic":[84],"Voltage":[85],"Frequency":[86],"Scaling":[87],"(DVFS).":[88],"this":[90],"paper,":[91],"we":[92,107],"have":[93],"proposed":[94,117,161],"a)":[95],"Routing":[96],"Logic":[97],"enabled":[98,164],"clock":[99,110,152,168],"at":[101],"b)":[105],"Further,":[106],"applied":[108],"FPGA":[113],"slices":[114,155],"our":[116,160],"design.":[118],"Our":[119],"approach":[120],"provides":[121],"improvement":[124,143],"FIFO":[126,134],"2D":[130],"as":[132],"10.70%.":[139],"Furthermore,":[140],"37%":[141],"dynamic":[145],"achieved":[149],"applying":[151],"block":[157],"RAM":[158],"routing":[162],"logic":[163],"technique.":[170]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}